[6/6] tune-cortexa72: add tunes for ARM Cortex-A72

Message ID	20190205025727.1937-6-raj.khem@gmail.com
State	New
Headers	show Delivered-To: patch@linaro.org Received-SPF: pass (google.com: best guess record for domain of openembedded-core-bounces@lists.openembedded.org designates 140.211.169.62 as permitted sender) client-ip=140.211.169.62; From: Khem Raj <raj.khem@gmail.com> To: openembedded-core@lists.openembedded.org Date: Mon, 4 Feb 2019 18:57:27 -0800 Message-Id: <20190205025727.1937-6-raj.khem@gmail.com> In-Reply-To: <20190205025727.1937-1-raj.khem@gmail.com> References: <20190205025727.1937-1-raj.khem@gmail.com> MIME-Version: 1.0 Subject: [OE-core] [PATCH 6/6] tune-cortexa72: add tunes for ARM Cortex-A72 Precedence: list Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: openembedded-core-bounces@lists.openembedded.org Errors-To: openembedded-core-bounces@lists.openembedded.org
Series	[1/6] arch-armv8a.inc: add tune include for armv8 \| expand [1/6] arch-armv8a.inc: add tune include for armv8 [2/6] ThunderX: update the armv8a rules [3/6] tune-cortexa32: add tunes for ARM Cortex-A32 [4/6] tune-cortexa35: add tunes for ARM Cortex-A35 [5/6] tune-cortexa53: add tunes for ARM Cortex-A53 [6/6] tune-cortexa72: add tunes for ARM Cortex-A72

Message ID

20190205025727.1937-6-raj.khem@gmail.com

State

New

Headers

Received-SPF: pass (google.com: best guess record for domain of
	openembedded-core-bounces@lists.openembedded.org designates
	140.211.169.62 as permitted sender) client-ip=140.211.169.62; 
From: Khem Raj <raj.khem@gmail.com>
To: openembedded-core@lists.openembedded.org
Date: Mon,  4 Feb 2019 18:57:27 -0800
Message-Id: <20190205025727.1937-6-raj.khem@gmail.com>
In-Reply-To: <20190205025727.1937-1-raj.khem@gmail.com>
References: <20190205025727.1937-1-raj.khem@gmail.com>
MIME-Version: 1.0
Subject: [OE-core] [PATCH 6/6] tune-cortexa72: add tunes for ARM Cortex-A72
Precedence: list
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: openembedded-core-bounces@lists.openembedded.org
Errors-To: openembedded-core-bounces@lists.openembedded.org

Series

[1/6] arch-armv8a.inc: add tune include for armv8 | expand

Commit Message

Khem Raj Feb. 5, 2019, 2:57 a.m. UTC

From: ayaka <ayaka@soulik.info>


It looks that the Cryptography engine is mandatory in this
platform.

https://developer.arm.com/products/processors/cortex-a/cortex-a72

Signed-off-by: Randy Li <ayaka@soulik.info>

Signed-off-by: Khem Raj <raj.khem@gmail.com>

---
 meta/conf/machine/include/tune-cortexa72.inc | 12 ++++++++++++
 1 file changed, 12 insertions(+)
 create mode 100644 meta/conf/machine/include/tune-cortexa72.inc

-- 
2.20.1

-- 
_______________________________________________
Openembedded-core mailing list
Openembedded-core@lists.openembedded.org
http://lists.openembedded.org/mailman/listinfo/openembedded-core

diff --git a/meta/conf/machine/include/tune-cortexa72.inc b/meta/conf/machine/include/tune-cortexa72.inc
new file mode 100644
index 0000000000..f5a524fa04
--- /dev/null
+++ b/meta/conf/machine/include/tune-cortexa72.inc
@@ -0,0 +1,12 @@ 
+DEFAULTTUNE ?= "cortexa72"
+
+TUNEVALID[cortexa72] = "Enable Cortex-A72 specific processor optimizations"
+TUNE_CCARGS .= "${@bb.utils.contains('TUNE_FEATURES', 'cortexa72', ' -mcpu=cortex-a72', '', d)}"
+
+require conf/machine/include/arm/arch-armv8a.inc
+
+# Little Endian base configs
+AVAILTUNES += "cortexa72"
+ARMPKGARCH_tune-cortexa72             = "cortexa72"
+TUNE_FEATURES_tune-cortexa72          = "aarch64 cortexa72 simd crc crypto"
+PACKAGE_EXTRA_ARCHS_tune-cortexa72    = "${PACKAGE_EXTRA_ARCHS_tune-armv8a-crc-crypto} cortexa72"