Message ID | 1613114930-1661-10-git-send-email-rnayak@codeaurora.org |
---|---|
State | Superseded |
Headers | show |
Series | Add binding updates and DT files for SC7280 SoC | expand |
Quoting Rajendra Nayak (2021-02-11 23:28:46) > From: Maulik Shah <mkshah@codeaurora.org> > > Add fw reserved memory area for CPUCP and AOP. Does CPUCP stand for CPU Content Protection? AOP is Always On Processor. It would help if the commit text told us what these acronyms were. > > Signed-off-by: Maulik Shah <mkshah@codeaurora.org> > Signed-off-by: Rajendra Nayak <rnayak@codeaurora.org> > --- > arch/arm64/boot/dts/qcom/sc7280.dtsi | 10 ++++++++++ > 1 file changed, 10 insertions(+) >
On 2/23/2021 1:15 PM, Stephen Boyd wrote: > Quoting Rajendra Nayak (2021-02-11 23:28:46) >> From: Maulik Shah <mkshah@codeaurora.org> >> >> Add fw reserved memory area for CPUCP and AOP. > > Does CPUCP stand for CPU Content Protection? AOP is Always On Processor. > It would help if the commit text told us what these acronyms were. Thanks, I'll expand the acronyms when I re-post. >> >> Signed-off-by: Maulik Shah <mkshah@codeaurora.org> >> Signed-off-by: Rajendra Nayak <rnayak@codeaurora.org> >> --- >> arch/arm64/boot/dts/qcom/sc7280.dtsi | 10 ++++++++++ >> 1 file changed, 10 insertions(+) >> -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation
diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi index f71ba21..b5b9b6a 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -73,11 +73,21 @@ #size-cells = <2>; ranges; + aop_mem: memory@80800000 { + reg = <0x0 0x80800000 0x0 0x60000>; + no-map; + }; + aop_cmd_db_mem: memory@80860000 { reg = <0x0 0x80860000 0x0 0x20000>; compatible = "qcom,cmd-db"; no-map; }; + + cpucp_mem: memory@80b00000 { + no-map; + reg = <0x0 0x80b00000 0x0 0x100000>; + }; }; cpus {