[PULL,02/21] hvf: arm: Remove PL1_WRITE_MASK

Message ID	20240430164842.4074734-3-peter.maydell@linaro.org
State	Accepted
Commit	a8aa8af99f87f20beca58f647a347ba576d59444
Headers	show Delivered-To: patch@linaro.org Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; From: Peter Maydell <peter.maydell@linaro.org> To: qemu-devel@nongnu.org Subject: [PULL 02/21] hvf: arm: Remove PL1_WRITE_MASK Date: Tue, 30 Apr 2024 17:48:23 +0100 Message-Id: <20240430164842.4074734-3-peter.maydell@linaro.org> In-Reply-To: <20240430164842.4074734-1-peter.maydell@linaro.org> References: <20240430164842.4074734-1-peter.maydell@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2a00:1450:4864:20::32c; envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x32c.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action Precedence: list Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org
Series	[PULL,01/21] hw/core/clock: allow clock_propagate on child clocks \| expand [PULL,01/21] hw/core/clock: allow clock_propagate on child clocks [PULL,02/21] hvf: arm: Remove PL1_WRITE_MASK [PULL,03/21] target/arm: Restrict translation disabled alignment check to VMSA [PULL,04/21] docs/system/arm/emulation.rst: Add missing implemented features [PULL,05/21] target/arm: Enable FEAT_CSV2_3 for -cpu max [PULL,06/21] target/arm: Enable FEAT_ETS2 for -cpu max [PULL,07/21] target/arm: Implement ID_AA64MMFR3_EL1 [PULL,08/21] target/arm: Enable FEAT_Spec_FPACC for -cpu max [PULL,09/21] tests/avocado: update sunxi kernel from armbian to 6.6.16 [PULL,10/21] target/arm: Refactor default generic timer frequency handling [PULL,11/21] hw/arm/sbsa-ref: Force CPU generic timer to 62.5MHz [PULL,12/21] hw/watchdog/sbsa_gwdt: Make watchdog timer frequency a QOM property [PULL,13/21] target/arm: Default to 1GHz cntfrq for 'max' and new CPUs [PULL,14/21] hw/dmax/xlnx_dpdma: fix handling of address_extension descriptor fields [PULL,15/21] hw/char/stm32l4x5_usart: Fix memory corruption by adding correct class_size [PULL,16/21] hw/arm/npcm7xx: Store derivative OTP fuse key in little endian [PULL,17/21] hw/display : Add device DM163 [PULL,18/21] hw/arm : Pass STM32L4x5 SYSCFG gpios to STM32L4x5 SoC [PULL,19/21] hw/arm : Create Bl475eMachineState [PULL,20/21] hw/arm : Connect DM163 to B-L475E-IOT01A [PULL,21/21] tests/qtest : Add testcase for DM163

Message ID

20240430164842.4074734-3-peter.maydell@linaro.org

State

Accepted

Commit

a8aa8af99f87f20beca58f647a347ba576d59444

Headers

Received-SPF: pass (google.com: domain of
 qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as
 permitted sender) client-ip=209.51.188.17;
From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 02/21] hvf: arm: Remove PL1_WRITE_MASK
Date: Tue, 30 Apr 2024 17:48:23 +0100
Message-Id: <20240430164842.4074734-3-peter.maydell@linaro.org>
In-Reply-To: <20240430164842.4074734-1-peter.maydell@linaro.org>
References: <20240430164842.4074734-1-peter.maydell@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::32c;
 envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x32c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org
Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org

Series

[PULL,01/21] hw/core/clock: allow clock_propagate on child clocks | expand

Commit Message

Peter Maydell April 30, 2024, 4:48 p.m. UTC

From: Zenghui Yu <zenghui.yu@linux.dev>

As it had never been used since the first commit a1477da3ddeb ("hvf: Add
Apple Silicon support").

Signed-off-by: Zenghui Yu <zenghui.yu@linux.dev>
Message-id: 20240422092715.71973-1-zenghui.yu@linux.dev
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
 target/arm/hvf/hvf.c | 1 -
 1 file changed, 1 deletion(-)

diff --git a/target/arm/hvf/hvf.c b/target/arm/hvf/hvf.c
index db628c1cba7..8e942f89b35 100644
--- a/target/arm/hvf/hvf.c
+++ b/target/arm/hvf/hvf.c
@@ -150,7 +150,6 @@  void hvf_arm_init_debug(void)
 
 #define HVF_SYSREG(crn, crm, op0, op1, op2) \
         ENCODE_AA64_CP_REG(CP_REG_ARM64_SYSREG_CP, crn, crm, op0, op1, op2)
-#define PL1_WRITE_MASK 0x4
 
 #define SYSREG_OP0_SHIFT      20
 #define SYSREG_OP0_MASK       0x3

[PULL,02/21] hvf: arm: Remove PL1_WRITE_MASK

Commit Message

Patch