From patchwork Thu Jul 13 09:04:58 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Sandiford X-Patchwork-Id: 107661 Delivered-To: patch@linaro.org Received: by 10.140.101.44 with SMTP id t41csp1947440qge; Thu, 13 Jul 2017 02:07:20 -0700 (PDT) X-Received: by 10.84.232.15 with SMTP id h15mr8836242plk.168.1499936840798; Thu, 13 Jul 2017 02:07:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1499936840; cv=none; d=google.com; s=arc-20160816; b=qd0+MkLLNTDh4/tyg8OhapMFrdgcSFEYaUgih+84E8GSmZUZ04toFGOLaWIB0V3Xwn XOGQ5YA6ormYW2YVUomp2CYC8eHwYCeDAiRhbuKQAgP5uFmj7G5O5ogUoyiv4+g1iCGD l9yyC09/vKP9Vd/XUUFFMGoRLEmlqynrG7B4SWm8hqFzF0M/ct5R3wc5WykDXCoIDF/1 /MIES/E4Nm4CcGKR+kFiktNqjgUe+IoLSFbafQOy33VkZIzF2s/LMf31MZugGd6h50KM iS1iDmEShx98xH91XR+PuMr/YH3FHATzfiXZoYnrTQzr83lmLl72qCoR6BWiKQ1FW2xG J3PQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=mime-version:user-agent:message-id:in-reply-to:date:references :subject:mail-followup-to:to:from:delivered-to:sender:list-help :list-post:list-archive:list-unsubscribe:list-id:precedence :mailing-list:dkim-signature:domainkey-signature :arc-authentication-results; bh=+LNARVYaevDUc2EruJz9XTaCvABJwU3uHnU2WT13Bow=; b=UtTaNdkKAEEKkcLSDn9I8BTwUWBJLZ/v7r0i2N9XWzdWeBPPTH7sk0OEYH19Cd59MI 4ij248rF2CucDXR8anmmGdwITiUAUC9WgWlQ0HHO2QDc3QjLI2s+dxbGAd8OkfHK2tor 08oOLJrFwrB2nrf9G7nx2XTV9dWjXsiWzx7EX/C/obcntDCtmc8U/xPpWVXPxz9Z2vfc PmiaI4oztkSRrTrAFm8Gd48Kj6B/HZh+XzyiffJralxeu03fms4FkLTELikUz+diFRjd WPwkTvGTSD1isJpzlDozTY/3Y45yRcMO24eU9VTo3H8doC+41JrGS8VfdXj7G4uhRare DLzA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gcc.gnu.org header.b=EaHQ2u3q; spf=pass (google.com: domain of gcc-patches-return-458067-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) smtp.mailfrom=gcc-patches-return-458067-patch=linaro.org@gcc.gnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from sourceware.org (server1.sourceware.org. [209.132.180.131]) by mx.google.com with ESMTPS id g1si3803317pgc.11.2017.07.13.02.07.20 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 13 Jul 2017 02:07:20 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-return-458067-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) client-ip=209.132.180.131; Authentication-Results: mx.google.com; dkim=pass header.i=@gcc.gnu.org header.b=EaHQ2u3q; spf=pass (google.com: domain of gcc-patches-return-458067-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) smtp.mailfrom=gcc-patches-return-458067-patch=linaro.org@gcc.gnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org DomainKey-Signature: a=rsa-sha1; c=nofws; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender:from :to:subject:references:date:in-reply-to:message-id:mime-version :content-type; q=dns; s=default; b=v9V+eHpwGH7GqVe/XjS8Xw3f+5USP GVV/S2uyp4eFOcRmcYSXESK9E/5t90JbfW9BmLd3TnzpOpzSF9IHhUHpH4MJBf+8 bt9nFipPqrPKi/qyLoQbMBb4nHbHKLtv7/NJsLBsbKkXDQAWJ8W9ofee1XzlhCfD 64Z83eco3kB0ZY= DKIM-Signature: v=1; a=rsa-sha1; c=relaxed; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender:from :to:subject:references:date:in-reply-to:message-id:mime-version :content-type; s=default; bh=PrC4UbP2P9izd/0KgM2PxOFda8Q=; b=EaH Q2u3q/7K1KeY4+J7ibv8W94lBrTThlqGzN6o9o+Asgjp65Me5zCA1tbfCjkRrq5e oix+OaRhdVctUsWWuzB/mLiJPuh0aRb4eK70k/35mcYRClKXiJg+W2JjwU01Efka DruS3kK8xQ6gf8HoMtmVIhrbtYsX7X+zrOQrnhbk= Received: (qmail 47673 invoked by alias); 13 Jul 2017 09:05:06 -0000 Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Unsubscribe: List-Archive: List-Post: List-Help: Sender: gcc-patches-owner@gcc.gnu.org Delivered-To: mailing list gcc-patches@gcc.gnu.org Received: (qmail 46748 invoked by uid 89); 13 Jul 2017 09:05:05 -0000 Authentication-Results: sourceware.org; auth=none X-Virus-Found: No X-Spam-SWARE-Status: No, score=-11.1 required=5.0 tests=AWL, BAYES_00, GIT_PATCH_2, GIT_PATCH_3, KAM_ASCII_DIVIDERS, RCVD_IN_DNSWL_NONE, SPF_PASS autolearn=ham version=3.3.2 spammy= X-HELO: mail-wm0-f50.google.com Received: from mail-wm0-f50.google.com (HELO mail-wm0-f50.google.com) (74.125.82.50) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP; Thu, 13 Jul 2017 09:05:03 +0000 Received: by mail-wm0-f50.google.com with SMTP id f67so18663950wmh.1 for ; Thu, 13 Jul 2017 02:05:02 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:mail-followup-to:subject:references:date :in-reply-to:message-id:user-agent:mime-version; bh=+LNARVYaevDUc2EruJz9XTaCvABJwU3uHnU2WT13Bow=; b=fxdxq0dfXei9ABLMvw9r1iFKiGOIUgXcpLqAJdQtooik9gc9pyQ4D9FQOMzBqPy3UR YDt9LWnmuBOOKOPOgcsM1wWXD+KJByZvN1x3RPyqw0rbSwWd4P+2AKa+yIUXr8hQ4xu5 9nu4n900mwVDklWna8NeEApeS3mbrV4Bfb62v3qSuaU2sJB82h6xzMOASpStziJA3ObW LvRQGa2uKLTV/g2yiTZkzrfJs+XtXaeCpBJ07p4L8Qk5hXl6OYgEr0UPqHobUIGuIJPP GJo3rmqp8Q1UPwLD1rDHZU2U8g1Auz+zk98L2UVMjM5wLP/Zw7at+cHcqrlYm1GA5RiJ u7JA== X-Gm-Message-State: AIVw112tBCRQ62Vw7asFwVdV9KI2bkiRcVnqZT0aUmw/xll0FvHZXO/I eNlVV5RK2ar+gdJE2CRbCQ== X-Received: by 10.28.172.4 with SMTP id v4mr1196048wme.72.1499936700787; Thu, 13 Jul 2017 02:05:00 -0700 (PDT) Received: from localhost (92.40.249.184.threembb.co.uk. [92.40.249.184]) by smtp.gmail.com with ESMTPSA id b67sm3113214wmi.14.2017.07.13.02.04.59 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 13 Jul 2017 02:05:00 -0700 (PDT) From: Richard Sandiford To: gcc-patches@gcc.gnu.org Mail-Followup-To: gcc-patches@gcc.gnu.org, richard.sandiford@linaro.org Subject: [75/77] Use scalar_mode in the AArch64 port References: <8760ewohsv.fsf@linaro.org> Date: Thu, 13 Jul 2017 10:04:58 +0100 In-Reply-To: <8760ewohsv.fsf@linaro.org> (Richard Sandiford's message of "Thu, 13 Jul 2017 09:35:44 +0100") Message-ID: <8760ewbtc5.fsf@linaro.org> User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/25.2 (gnu/linux) MIME-Version: 1.0 Similar to the previous scalar_int_mode patch. 2017-07-13 Richard Sandiford Alan Hayward David Sherwood gcc/ * config/aarch64/aarch64-protos.h (aarch64_gen_adjusted_ldpstp): Take a scalar_mode rather than a machine_mode. (aarch64_operands_adjust_ok_for_ldpstp): Likewise. * config/aarch64/aarch64.c (aarch64_simd_container_mode): Likewise. (aarch64_operands_adjust_ok_for_ldpstp): Likewise. (aarch64_gen_adjusted_ldpstp): Likewise. (aarch64_expand_vector_init): Use scalar_mode instead of machine_mode. Index: gcc/config/aarch64/aarch64-protos.h =================================================================== --- gcc/config/aarch64/aarch64-protos.h 2017-07-13 09:18:50.737840686 +0100 +++ gcc/config/aarch64/aarch64-protos.h 2017-07-13 09:18:59.629192323 +0100 @@ -443,7 +443,7 @@ bool aarch64_atomic_ldop_supported_p (en void aarch64_gen_atomic_ldop (enum rtx_code, rtx, rtx, rtx, rtx, rtx); void aarch64_split_atomic_op (enum rtx_code, rtx, rtx, rtx, rtx, rtx, rtx); -bool aarch64_gen_adjusted_ldpstp (rtx *, bool, machine_mode, RTX_CODE); +bool aarch64_gen_adjusted_ldpstp (rtx *, bool, scalar_mode, RTX_CODE); #endif /* RTX_CODE */ void aarch64_init_builtins (void); @@ -471,7 +471,7 @@ int aarch64_ccmp_mode_to_code (machine_m bool extract_base_offset_in_addr (rtx mem, rtx *base, rtx *offset); bool aarch64_operands_ok_for_ldpstp (rtx *, bool, machine_mode); -bool aarch64_operands_adjust_ok_for_ldpstp (rtx *, bool, machine_mode); +bool aarch64_operands_adjust_ok_for_ldpstp (rtx *, bool, scalar_mode); extern void aarch64_asm_output_pool_epilogue (FILE *, const char *, tree, HOST_WIDE_INT); Index: gcc/config/aarch64/aarch64.c =================================================================== --- gcc/config/aarch64/aarch64.c 2017-07-13 09:18:58.445275699 +0100 +++ gcc/config/aarch64/aarch64.c 2017-07-13 09:18:59.630192253 +0100 @@ -11116,7 +11116,7 @@ aarch64_vector_mode_supported_p (machine /* Return appropriate SIMD container for MODE within a vector of WIDTH bits. */ static machine_mode -aarch64_simd_container_mode (machine_mode mode, unsigned width) +aarch64_simd_container_mode (scalar_mode mode, unsigned width) { gcc_assert (width == 64 || width == 128); if (TARGET_SIMD) @@ -11882,7 +11882,7 @@ aarch64_simd_make_constant (rtx vals) aarch64_expand_vector_init (rtx target, rtx vals) { machine_mode mode = GET_MODE (target); - machine_mode inner_mode = GET_MODE_INNER (mode); + scalar_mode inner_mode = GET_MODE_INNER (mode); /* The number of vector elements. */ int n_elts = GET_MODE_NUNITS (mode); /* The number of vector elements which are not constant. */ @@ -14684,7 +14684,7 @@ aarch64_operands_ok_for_ldpstp (rtx *ope bool aarch64_operands_adjust_ok_for_ldpstp (rtx *operands, bool load, - machine_mode mode) + scalar_mode mode) { enum reg_class rclass_1, rclass_2, rclass_3, rclass_4; HOST_WIDE_INT offval_1, offval_2, offval_3, offval_4, msize; @@ -14818,7 +14818,7 @@ aarch64_operands_adjust_ok_for_ldpstp (r bool aarch64_gen_adjusted_ldpstp (rtx *operands, bool load, - machine_mode mode, RTX_CODE code) + scalar_mode mode, RTX_CODE code) { rtx base, offset, t1, t2; rtx mem_1, mem_2, mem_3, mem_4;