From patchwork Thu Oct 15 13:46:48 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 55020 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lf0-f69.google.com (mail-lf0-f69.google.com [209.85.215.69]) by patches.linaro.org (Postfix) with ESMTPS id 9738D22FFA for ; Thu, 15 Oct 2015 13:47:40 +0000 (UTC) Received: by lfbe131 with SMTP id e131sf2557886lfb.3 for ; Thu, 15 Oct 2015 06:47:39 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=80ItOb1DO7cHc3q0VSfrHltUV0zYXsm4e0E0X+dnFc0=; b=ggmKSuLgdCRr2cPt7VVm7t9nz7jHRvbk1SFZVXGjYqsHnmxhn2McTZ4yGifaDnHztg 1Bv2Pqh0Wuzi+rdzDC3hLp/5c2oN0iTBmAYpOVROTZBc14Wpm4IPESqkdKPrFLsFNyyx FcMXWJ8tSOcV+WVz+LxfhDltow4sdxzFT/QlxG4LvUrJhq8x61lxqeVgDGlXu9uk/rUG 8uA9l4O6hinf8GQKOoH4sqQ98wVe7wBRfMSPixn54zA1WmGmVFamsKk02uAtTC4fT1GF 8i7FmlpXJ8cn3y0q9MXf5NRmTpe/Jw1rKC8hqmRSjmEMVpvUiY9s2O3IeBO9hcbrDmLz Briw== X-Gm-Message-State: ALoCoQnHCueNW85d9f0+Y0J12exqGJFu7c14SdmkuJIifvnhDrVyD+jCL2QLpVI8lBPix8mKxj0K X-Received: by 10.180.91.233 with SMTP id ch9mr6970528wib.4.1444916859519; Thu, 15 Oct 2015 06:47:39 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.90.85 with SMTP id o82ls144193lfb.98.gmail; Thu, 15 Oct 2015 06:47:39 -0700 (PDT) X-Received: by 10.25.80.77 with SMTP id e74mr3012835lfb.11.1444916859368; Thu, 15 Oct 2015 06:47:39 -0700 (PDT) Received: from mail-lb0-f172.google.com (mail-lb0-f172.google.com. [209.85.217.172]) by mx.google.com with ESMTPS id f8si9196433lbc.78.2015.10.15.06.47.39 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Oct 2015 06:47:39 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.172 as permitted sender) client-ip=209.85.217.172; Received: by lbbwb3 with SMTP id wb3so7206345lbb.1 for ; Thu, 15 Oct 2015 06:47:39 -0700 (PDT) X-Received: by 10.112.199.137 with SMTP id jk9mr4643489lbc.86.1444916859233; Thu, 15 Oct 2015 06:47:39 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp644876lbq; Thu, 15 Oct 2015 06:47:38 -0700 (PDT) X-Received: by 10.50.154.1 with SMTP id vk1mr6586665igb.6.1444916858219; Thu, 15 Oct 2015 06:47:38 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id lp3si11691099igb.5.2015.10.15.06.47.37; Thu, 15 Oct 2015 06:47:37 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751790AbbJONrh (ORCPT + 7 others); Thu, 15 Oct 2015 09:47:37 -0400 Received: from mail-lb0-f169.google.com ([209.85.217.169]:36092 "EHLO mail-lb0-f169.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752342AbbJONrg (ORCPT ); Thu, 15 Oct 2015 09:47:36 -0400 Received: by lbcao8 with SMTP id ao8so69367687lbc.3 for ; Thu, 15 Oct 2015 06:47:34 -0700 (PDT) X-Received: by 10.112.199.100 with SMTP id jj4mr4641968lbc.122.1444916854805; Thu, 15 Oct 2015 06:47:34 -0700 (PDT) Received: from localhost.localdomain ([85.235.10.227]) by smtp.gmail.com with ESMTPSA id ug9sm2056977lbb.22.2015.10.15.06.47.32 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Oct 2015 06:47:34 -0700 (PDT) From: Linus Walleij To: linux-arm-kernel@lists.infradead.org, Arnd Bergmann , Russell King Cc: Pawel Moll , Mark Rutland , Marc Zyngier , Will Deacon , Rob Herring , Linus Walleij , devicetree@vger.kernel.org, Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org Subject: [PATCH 08/13] clk: add ARM syscon ICST device tree bindings Date: Thu, 15 Oct 2015 15:46:48 +0200 Message-Id: <1444916813-31024-9-git-send-email-linus.walleij@linaro.org> X-Mailer: git-send-email 2.4.3 In-Reply-To: <1444916813-31024-1-git-send-email-linus.walleij@linaro.org> References: <1444916813-31024-1-git-send-email-linus.walleij@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: linus.walleij@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.172 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This adds the device tree bindings for the ARM Syscon ICST oscillators, which is a register-level interface to the Integrated Device Technology (IDT) ICS525 and ICS307 serially programmable oscillators. Cc: devicetree@vger.kernel.org Cc: Michael Turquette Cc: Stephen Boyd Cc: linux-clk@vger.kernel.org Signed-off-by: Linus Walleij --- I'm looking for an ACK from the CLK maintainers to take this through the ARM SoC tree once the series stabilize. --- .../devicetree/bindings/clock/arm-syscon-icst.txt | 40 ++++++++++++++++++++++ 1 file changed, 40 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/arm-syscon-icst.txt diff --git a/Documentation/devicetree/bindings/clock/arm-syscon-icst.txt b/Documentation/devicetree/bindings/clock/arm-syscon-icst.txt new file mode 100644 index 000000000000..19eb3aa765c7 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/arm-syscon-icst.txt @@ -0,0 +1,40 @@ +ARM System Controller ICST clocks + +The ICS525 and ICS307 oscillators are produced by Integrated Devices +Technology (IDT). ARM integrated these oscillators deeply into their +reference designs by adding special control registers that manage such +oscillators to their system controllers. + +The ARM system controller contains logic to serialized and initialize +an ICST clock request after a write to the 32 bit register at an offset +into the system controller. Further, to even be able to alter one of +these frequencies, the system controller must first be unlocked by +writing a special token to another offset in the system controller. + +The ICST oscillator must be provided inside a system controller node. + +Required properties: +- lock-offset: the offset address into the system controller where the + unlocking register is located +- vco-offset: the offset address into the system controller where the + ICST control register is located (even 32 bit address) +- compatible: must be one of "arm,syscon-icst525" or "arm,syscon-icst307" +- #clock-cells: must be <0> +- clocks: parent clock, since the ICST needs a parent clock to derive its + frequency from, this attribute is compulsory. + +Example: + +syscon: syscon@10000000 { + compatible = "syscon"; + reg = <0x10000000 0x1000>; + + oscclk0: osc0@0c { + compatible = "arm,syscon-icst307"; + #clock-cells = <0>; + lock-offset = <0x20>; + vco-offset = <0x0C>; + clocks = <&xtal24mhz>; + }; + (...) +};