Message ID | 20241217170424.14703-1-quic_jseerapu@quicinc.com |
---|---|
Headers | show
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 565804D8CE; Tue, 17 Dec 2024 17:04:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734455092; cv=none; b=sw3W2w40etI+MWzPNzkKk03UauPJ1qb0bjD4+AqgsUBdx0Kxa+g0yJbFy9X5XmOWbqHNFStOaABzJF8NOwu9UnTb+tuNeZ6DcBWPfDlKlHHOGvh/YachuM2mcYIlfTZhTRD7zSpOdU2E1+bP8N0bgiYEn7WdYaB3/Uvc8gAM96o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734455092; c=relaxed/simple; bh=E+1ujD5igwq6Zi3uBtapt3VtTyvQs/BYZGrXkYeTHMw=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=OXhSWnpqKyGvdab3uapSOT0Dl/8ErD+uvlh8cUwQnTNW4p0IGfWTlcq9ZpEOlbDy5ThEvnCiLBNxVMXuROoc9NTZ/erJ9Yxr1yJf0kQcQzJtKWxt+moLjBFMokBnGa4qJEXCFaimlStJK8bjETgxJdTMNU9vWjOXUYwGzYgc8jU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=QUVwDYtb; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="QUVwDYtb" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BHAFs1C002391; Tue, 17 Dec 2024 17:04:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-type:date:from:message-id:mime-version:subject:to; s= qcppdkim1; bh=we4B4jYqo4Ge6cAdc577dzC/9pZbE67WdClCWa4ghfY=; b=QU VwDYtb2RhgC9+JzaARk5gbtcnlPlRUwXwtetbDTIX/n32AMzT+1iyd95XMW3xNG7 OSuyw93dFkFya/5Flfgy1R/ZliRvWlOZ3exGsiWgfJX/jzATfzWtp9YfxCtzKb2l T8tdpN3Av6TgkZrlNseEDkiGoutkKg/6XbE7rSLrJEti9rzrYuRtDyFwqEifcGm2 q8DA1Pu1nmUploPTWIGwgLQbPrJqC2M7+LYEIAL7FmEa4HGYnhkE1Dp1MbNhZq1+ bZH0qbu4hsdNxu0qdM0+XygQyVMDnkNKz4FlFA9LnAqB9b0DyBgGMeGIyWLB7f0G /ZWBn9GdobU6QywUVvPA== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43k7d2933j-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 17 Dec 2024 17:04:43 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BHH4gI9014584 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 17 Dec 2024 17:04:42 GMT Received: from hu-jseerapu-hyd.qualcomm.com (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Tue, 17 Dec 2024 09:04:38 -0800 From: Jyothi Kumar Seerapu <quic_jseerapu@quicinc.com> To: Vinod Koul <vkoul@kernel.org>, Andi Shyti <andi.shyti@kernel.org>, "Sumit Semwal" <sumit.semwal@linaro.org>, =?utf-8?q?Christian_K=C3=B6nig?= <christian.koenig@amd.com> CC: <linux-arm-msm@vger.kernel.org>, <dmaengine@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-i2c@vger.kernel.org>, <linux-media@vger.kernel.org>, <dri-devel@lists.freedesktop.org>, <linaro-mm-sig@lists.linaro.org>, <quic_msavaliy@quicinc.com>, <quic_vtanuku@quicinc.com> Subject: [PATCH v4 0/2] Add Block event interrupt support for I2C protocol Date: Tue, 17 Dec 2024 22:34:22 +0530 Message-ID: <20241217170424.14703-1-quic_jseerapu@quicinc.com> X-Mailer: git-send-email 2.17.1 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: <linux-arm-msm.vger.kernel.org> List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: ANa2GwEQbNPJLYjdoV2XIo9D4R5EPuuP X-Proofpoint-ORIG-GUID: ANa2GwEQbNPJLYjdoV2XIo9D4R5EPuuP X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 lowpriorityscore=0 mlxscore=0 malwarescore=0 priorityscore=1501 impostorscore=0 suspectscore=0 spamscore=0 mlxlogscore=999 phishscore=0 adultscore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412170131 |
Series |
Add Block event interrupt support for I2C protocol
|
expand
|