From patchwork Sat Sep 27 00:58:15 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 38031 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f200.google.com (mail-lb0-f200.google.com [209.85.217.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 427F8202DB for ; Sat, 27 Sep 2014 00:59:01 +0000 (UTC) Received: by mail-lb0-f200.google.com with SMTP id n15sf2272215lbi.11 for ; Fri, 26 Sep 2014 17:59:00 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=ID5GycK1qD84vYY4EKRY7TfmwIRBD7BrmGgShZ17aR8=; b=aJUOZB0FUObGZIoZknW+7N1lK//q5dnENDeIIW3YHstkJMdPZLVpNNdIx5ZrOvWUjV Lj3EAzPeyReZTyXNzTAbGSRdm0TbniTwYbiZP4lqGRFufmkrrg0l5NfUoa97VYySAp9v WMBHo+9ZkH73ESNVoPuRp1VCNkiUSZ0YjMUEkKthDGBfSOlMXuA9aJFZW+uAWY2wV4BC zkk6vOb4aD10Dx1NsscSwrfyK+qa9/Q7/CIdY+o5JgdU6BOXz739DLmZmVFaGGWrLnKC Na0p8P/k6iePAyx1K7XE0rfhBID4/eU3/LRQgwSBEO1yMpl9LlspV8JiQzyprNx+mFi4 AB7Q== X-Gm-Message-State: ALoCoQnCj27WZCCe1HcyvdMKKcxyMcecpZPXyOojq+NOomKXMcFK4qOyYoprXYst7IMOMen6IU5P X-Received: by 10.181.23.197 with SMTP id ic5mr937660wid.7.1411779540005; Fri, 26 Sep 2014 17:59:00 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.28.73 with SMTP id z9ls418159lag.55.gmail; Fri, 26 Sep 2014 17:58:59 -0700 (PDT) X-Received: by 10.152.205.9 with SMTP id lc9mr24074263lac.34.1411779539680; Fri, 26 Sep 2014 17:58:59 -0700 (PDT) Received: from mail-la0-f42.google.com (mail-la0-f42.google.com [209.85.215.42]) by mx.google.com with ESMTPS id p7si9230147lbr.56.2014.09.26.17.58.59 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 26 Sep 2014 17:58:59 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.42 as permitted sender) client-ip=209.85.215.42; Received: by mail-la0-f42.google.com with SMTP id hz20so15539642lab.15 for ; Fri, 26 Sep 2014 17:58:59 -0700 (PDT) X-Received: by 10.112.198.228 with SMTP id jf4mr22599847lbc.35.1411779539608; Fri, 26 Sep 2014 17:58:59 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.130.169 with SMTP id of9csp150161lbb; Fri, 26 Sep 2014 17:58:58 -0700 (PDT) X-Received: by 10.68.216.35 with SMTP id on3mr36833423pbc.34.1411779538162; Fri, 26 Sep 2014 17:58:58 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f7si11652826pat.215.2014.09.26.17.58.57 for ; Fri, 26 Sep 2014 17:58:58 -0700 (PDT) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752893AbaI0A6q (ORCPT + 5 others); Fri, 26 Sep 2014 20:58:46 -0400 Received: from mail-pa0-f53.google.com ([209.85.220.53]:59596 "EHLO mail-pa0-f53.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752468AbaI0A6p (ORCPT ); Fri, 26 Sep 2014 20:58:45 -0400 Received: by mail-pa0-f53.google.com with SMTP id kq14so2126356pab.40 for ; Fri, 26 Sep 2014 17:58:44 -0700 (PDT) X-Received: by 10.68.65.38 with SMTP id u6mr35229971pbs.48.1411779524589; Fri, 26 Sep 2014 17:58:44 -0700 (PDT) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id rg1sm6030307pdb.14.2014.09.26.17.58.42 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 26 Sep 2014 17:58:44 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, Lina Iyer Subject: [PATCH v7 7/7] arm: dts: qcom: Add idle states device nodes for 8084 Date: Fri, 26 Sep 2014 18:58:15 -0600 Message-Id: <1411779495-39724-8-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1411779495-39724-1-git-send-email-lina.iyer@linaro.org> References: <1411779495-39724-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.42 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add allowable C-States for each cpu using the cpu-idle-states node. ARM spec dictates WFI as the default idle state at 0. Support standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-apq8084.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom-apq8084.dtsi index 3dda230..a1ea1c0 100644 --- a/arch/arm/boot/dts/qcom-apq8084.dtsi +++ b/arch/arm/boot/dts/qcom-apq8084.dtsi @@ -19,6 +19,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_WFI &CPU_SPC>; }; cpu@1 { @@ -29,6 +30,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_WFI &CPU_SPC>; }; cpu@2 { @@ -39,6 +41,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_WFI &CPU_SPC>; }; cpu@3 { @@ -49,6 +52,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_WFI &CPU_SPC>; }; L2: l2-cache { @@ -56,6 +60,22 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_WFI: wfi { + compatible = "qcom,idle-state-wfi", "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {