From patchwork Tue Oct 7 21:41:46 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 38442 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f69.google.com (mail-la0-f69.google.com [209.85.215.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 40A912057C for ; Tue, 7 Oct 2014 21:42:23 +0000 (UTC) Received: by mail-la0-f69.google.com with SMTP id q1sf4587715lam.4 for ; Tue, 07 Oct 2014 14:42:22 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=MPhJgpIXRmdUA0fvTDrAF1PTXfX+uXb2pqc+gNC1c3U=; b=jEXrXz34yfRiwKH9w362krhPj79ir9YsLqAYpjA4pE8OsmgvEBrk7VQvNeynkxrfOS 2pcBEGc7HKKpsWF5fFtfMl+WkBM7IkiJdioCJLKEYUxBbUbAgh3Ft4hjpapx0lSk7UVP tEY2WDgaPv7c7hFHQ2HSCuI9E3h3/bTL1i4RqWAbXK22D2vefn8tXCdReIOkQr3oSIFC TWzq38jsse7w2OMQc0XlZ4mi2h14lUwxdjWzndlrfZjVPTyIoiXTf08zoUfkKPS4poIx +nM8K6/YBPq5+XP+WsqH+mKF9hQEWBKiGFLlWUBgxV8K+/1lwdvStIhxXGspATYHtrmg ajGA== X-Gm-Message-State: ALoCoQn3IRZ27GV5xqkDYazVAmngNVl8JReiXr9yX8g4jf1RNGzf40rLmQU3L3/R9MR8ypxlvr8e X-Received: by 10.181.8.226 with SMTP id dn2mr944206wid.4.1412718142024; Tue, 07 Oct 2014 14:42:22 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.5.166 with SMTP id t6ls287787lat.20.gmail; Tue, 07 Oct 2014 14:42:21 -0700 (PDT) X-Received: by 10.112.126.194 with SMTP id na2mr6580461lbb.70.1412718141869; Tue, 07 Oct 2014 14:42:21 -0700 (PDT) Received: from mail-lb0-f182.google.com (mail-lb0-f182.google.com [209.85.217.182]) by mx.google.com with ESMTPS id sf5si20336830lbb.46.2014.10.07.14.42.21 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 07 Oct 2014 14:42:21 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.182 as permitted sender) client-ip=209.85.217.182; Received: by mail-lb0-f182.google.com with SMTP id z11so7008366lbi.13 for ; Tue, 07 Oct 2014 14:42:21 -0700 (PDT) X-Received: by 10.112.62.200 with SMTP id a8mr6536016lbs.34.1412718141777; Tue, 07 Oct 2014 14:42:21 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.130.169 with SMTP id of9csp419363lbb; Tue, 7 Oct 2014 14:42:20 -0700 (PDT) X-Received: by 10.66.177.135 with SMTP id cq7mr6159274pac.44.1412718137099; Tue, 07 Oct 2014 14:42:17 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id cx1si16595154pbc.139.2014.10.07.14.42.16 for ; Tue, 07 Oct 2014 14:42:17 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754508AbaJGVmO (ORCPT + 5 others); Tue, 7 Oct 2014 17:42:14 -0400 Received: from mail-pa0-f45.google.com ([209.85.220.45]:43966 "EHLO mail-pa0-f45.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755320AbaJGVmM (ORCPT ); Tue, 7 Oct 2014 17:42:12 -0400 Received: by mail-pa0-f45.google.com with SMTP id rd3so7852887pab.4 for ; Tue, 07 Oct 2014 14:42:11 -0700 (PDT) X-Received: by 10.68.212.41 with SMTP id nh9mr6184122pbc.127.1412718131907; Tue, 07 Oct 2014 14:42:11 -0700 (PDT) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id td4sm17131222pab.19.2014.10.07.14.42.10 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 07 Oct 2014 14:42:11 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH v8 7/7] arm: dts: qcom: Add idle states device nodes for 8084 Date: Tue, 7 Oct 2014 15:41:46 -0600 Message-Id: <1412718106-17049-8-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1412718106-17049-1-git-send-email-lina.iyer@linaro.org> References: <1412718106-17049-1-git-send-email-lina.iyer@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.182 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add allowable C-States for each cpu using the cpu-idle-states node. Support standby and standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-apq8084.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom-apq8084.dtsi index 1581b12..68eb4bb1 100644 --- a/arch/arm/boot/dts/qcom-apq8084.dtsi +++ b/arch/arm/boot/dts/qcom-apq8084.dtsi @@ -19,6 +19,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -29,6 +30,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -39,6 +41,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -49,6 +52,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { @@ -56,6 +60,22 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {