From patchwork Fri Oct 24 23:40:22 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 39506 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f71.google.com (mail-la0-f71.google.com [209.85.215.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 8B5CB20341 for ; Fri, 24 Oct 2014 23:41:18 +0000 (UTC) Received: by mail-la0-f71.google.com with SMTP id gi9sf2336174lab.10 for ; Fri, 24 Oct 2014 16:41:17 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=MsWDiLGagDgp7BO3rVwGXjeMOiGF0Em5lSjRi8PwCjQ=; b=IBZm/jHtJh4N4rCyx9kCGpBD3dS7o83Bd2knbRrxD+FgiL+au8Ay7vhfgtD4o4JZSH 55f7wWPdWB9/JTaMD1+sQfaQImg0064xtpsSkWUXf22/u/cfNKDzblC3UKJfkxjUKyQP Zrpes/+PcG9QS6y3QasjWqUt0PtQC62EutxeA/XuSsdApcoHHiaXW6JWQC0qqiNdZtvx YugqL67b6lpUmQEfuUvLqxlRXDxvwgwZnS7YFbzviS4m8kspaKis+JRtnH6+6NN3sihE Oiwid7AJRvgy4o+VU+TxxIW9ElHcwbTimFcJslHaTDXORJ50hcHZcX6QIqk0fkjW1kvN qI6g== X-Gm-Message-State: ALoCoQnDpPVBKYAadRLzIiTdCZcpeRhIP/PuNTXBwTuTAxVit5OVN3B2FDioMc8u/Ro8XBj4hK4U X-Received: by 10.112.95.133 with SMTP id dk5mr2967977lbb.3.1414194077382; Fri, 24 Oct 2014 16:41:17 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.37.42 with SMTP id v10ls224144laj.56.gmail; Fri, 24 Oct 2014 16:41:17 -0700 (PDT) X-Received: by 10.112.47.37 with SMTP id a5mr7504064lbn.31.1414194077203; Fri, 24 Oct 2014 16:41:17 -0700 (PDT) Received: from mail-lb0-f171.google.com (mail-lb0-f171.google.com. [209.85.217.171]) by mx.google.com with ESMTPS id k3si8957651laf.77.2014.10.24.16.41.17 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 24 Oct 2014 16:41:17 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.171 as permitted sender) client-ip=209.85.217.171; Received: by mail-lb0-f171.google.com with SMTP id z12so3566397lbi.2 for ; Fri, 24 Oct 2014 16:41:17 -0700 (PDT) X-Received: by 10.153.4.7 with SMTP id ca7mr7522414lad.31.1414194077126; Fri, 24 Oct 2014 16:41:17 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.84.229 with SMTP id c5csp518996lbz; Fri, 24 Oct 2014 16:41:16 -0700 (PDT) X-Received: by 10.66.228.131 with SMTP id si3mr8055510pac.32.1414194067974; Fri, 24 Oct 2014 16:41:07 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id pw4si5282886pbb.98.2014.10.24.16.41.07 for ; Fri, 24 Oct 2014 16:41:07 -0700 (PDT) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932850AbaJXXlE (ORCPT + 5 others); Fri, 24 Oct 2014 19:41:04 -0400 Received: from mail-pd0-f175.google.com ([209.85.192.175]:54274 "EHLO mail-pd0-f175.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932977AbaJXXk7 (ORCPT ); Fri, 24 Oct 2014 19:40:59 -0400 Received: by mail-pd0-f175.google.com with SMTP id y13so2277937pdi.20 for ; Fri, 24 Oct 2014 16:40:59 -0700 (PDT) X-Received: by 10.68.183.34 with SMTP id ej2mr7587531pbc.75.1414194059476; Fri, 24 Oct 2014 16:40:59 -0700 (PDT) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id fm15sm4774620pdb.58.2014.10.24.16.40.57 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 24 Oct 2014 16:40:58 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH v9 7/9] arm: dts: qcom: Add idle states device nodes for 8974 Date: Fri, 24 Oct 2014 17:40:22 -0600 Message-Id: <1414194024-55547-8-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1414194024-55547-1-git-send-email-lina.iyer@linaro.org> References: <1414194024-55547-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.171 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add allowable C-States for each cpu using the cpu-idle-states node. Support Standby and Standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-msm8974.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi index 80a4467..e68b40f 100644 --- a/arch/arm/boot/dts/qcom-msm8974.dtsi +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,22 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {