From patchwork Tue Dec 2 17:39:16 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 41823 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f71.google.com (mail-la0-f71.google.com [209.85.215.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 5833920672 for ; Tue, 2 Dec 2014 17:41:08 +0000 (UTC) Received: by mail-la0-f71.google.com with SMTP id s18sf8478103lam.10 for ; Tue, 02 Dec 2014 09:41:07 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=4Cr0wJFQ5uFwXsDdNjs9FaPQsJTUWIDUbDafW1a44g4=; b=LnIJRjK675+8L7i5gC3BHM7dqJgNN6sEa9+VttMrOy/1RHmAe8w2zCrKwZ79Q2G4tn gOoTfeY9LmXWrCsbBosdmH/YZIZo9vrxUebB8LyL7ggABm9uWiURu5T/b+zAqLhbOdyJ vANmHp+kgrPR3RlC4v51vJ4Yz9buYk+OkJgyDJeTwQsaos6kfO9u9Wvc1NWzZVdc9xfs zQ2DAZ2anR/SHtIwc3y7OVOBbcPfAw2HihQaRK5rCb5tCO8nNPFDi2GIQxCPsjgC1TWv vJYuY4ZLlku8etwu/+8hNhQJ6YprGFLHnuXQA0C3bFW94m5JkLv8bdtd380/C4IzcFtx 6cnQ== X-Gm-Message-State: ALoCoQmYlZ4zKikuPEx6iatceed1vfSjmJMkN/aUYicjim3tiGKzREdwvm47lvp8M6JL18K0L3Do X-Received: by 10.180.85.72 with SMTP id f8mr12496568wiz.0.1417542067260; Tue, 02 Dec 2014 09:41:07 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.203.230 with SMTP id kt6ls11078lac.41.gmail; Tue, 02 Dec 2014 09:41:07 -0800 (PST) X-Received: by 10.112.150.136 with SMTP id ui8mr444890lbb.60.1417542067092; Tue, 02 Dec 2014 09:41:07 -0800 (PST) Received: from mail-lb0-f174.google.com (mail-lb0-f174.google.com. [209.85.217.174]) by mx.google.com with ESMTPS id r1si13844424laj.39.2014.12.02.09.41.06 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 02 Dec 2014 09:41:06 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.174 as permitted sender) client-ip=209.85.217.174; Received: by mail-lb0-f174.google.com with SMTP id w7so11086152lbi.33 for ; Tue, 02 Dec 2014 09:41:06 -0800 (PST) X-Received: by 10.152.87.100 with SMTP id w4mr325902laz.71.1417542063789; Tue, 02 Dec 2014 09:41:03 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp528117lbc; Tue, 2 Dec 2014 09:41:02 -0800 (PST) X-Received: by 10.66.146.135 with SMTP id tc7mr331200pab.155.1417542049872; Tue, 02 Dec 2014 09:40:49 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id hb6si949974pbc.194.2014.12.02.09.40.48 for ; Tue, 02 Dec 2014 09:40:49 -0800 (PST) Received-SPF: none (google.com: linux-pm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754494AbaLBRkq (ORCPT + 12 others); Tue, 2 Dec 2014 12:40:46 -0500 Received: from mail-pa0-f43.google.com ([209.85.220.43]:64752 "EHLO mail-pa0-f43.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754543AbaLBRko (ORCPT ); Tue, 2 Dec 2014 12:40:44 -0500 Received: by mail-pa0-f43.google.com with SMTP id kx10so13912241pab.30 for ; Tue, 02 Dec 2014 09:40:43 -0800 (PST) X-Received: by 10.67.3.36 with SMTP id bt4mr443292pad.99.1417542042970; Tue, 02 Dec 2014 09:40:42 -0800 (PST) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id q3sm20928900pdn.23.2014.12.02.09.40.40 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 02 Dec 2014 09:40:42 -0800 (PST) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH v14 08/10] arm: dts: qcom: Add idle states device nodes for 8074 Date: Tue, 2 Dec 2014 10:39:16 -0700 Message-Id: <1417541958-56907-9-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1417541958-56907-1-git-send-email-lina.iyer@linaro.org> References: <1417541958-56907-1-git-send-email-lina.iyer@linaro.org> Sender: linux-pm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-pm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.174 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle states device bindings for cpuidle support for APQ 8074/8974. Support Standby and Standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer Reviewed-by: Stephen Boyd --- arch/arm/boot/dts/qcom-msm8974.dtsi | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi index 5a41f44..ea31c3a 100644 --- a/arch/arm/boot/dts/qcom-msm8974.dtsi +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,24 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", + "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", + "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {