From patchwork Fri Apr 2 23:39:41 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 414414 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp1781420jai; Fri, 2 Apr 2021 16:39:53 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyRKcNWxVBed+NxeNKy8duu2rJSojo0s+t+wxob78B2je+pLbYFeRk933r6OPCiM+mJHStw X-Received: by 2002:a17:906:d787:: with SMTP id pj7mr16086811ejb.257.1617406792907; Fri, 02 Apr 2021 16:39:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617406792; cv=none; d=google.com; s=arc-20160816; b=hsmRNXiS+3FvlXMT/podlLJmUwAJwOWLiqEoVhVy4e0mBFfJ42+4OCqgXydy2gn+nx WjnPYsO0OtAahh7ZJT2ofN+EBt4tKltltry/JI4iAVGZgcatCLT0BIJ7A+7wyJOlg689 aixsFE7QOUpD/U9rgHz94cciSHvUCAQ4eYp2h7KY5zjAxNmnUqoS9jZ8Nh5NUPQJnd68 QNcgMlyoxWVNXicxxJx26RqSUhHTUadraGU94O4x+PPV7yfT3q7orDlzFIAOiDuy9CHm 3x3+5pMuIk/Zr5VoDjcjDw8UYuGZbQc3YugZieNNpAGPRAd92Y8A6ANap3uXr/L7ezQz bw0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=MqUyCQ8bApydwGreXPqVnRLc78HVU/m7ATGYH5tMkXg=; b=WE3Z6NbGdF97fyJi5FmlHEgG4vgi6Hv2H8SoIE8kHco7n1kvCG4DpjoTQfDOpAE4Gi S4uGmzacal60HytucnJn71rqsOfYD64gJQRoq4MORVWrDPfQknEEn3Og1hkbraImvedB PMj8oTKx+B+JbatvgowMYwfoMHDVETS7kEjiFQf27p4UjLot7WkpMKpdu1Q+FBortw+m QvFlTc3ghCn7EGYbnbN0vglCKIvR0oz7QO89/ZmGtNMrKY2LlYJ+M/6LxiJBWp2ved+Z yy2bD1/HE+7u3lWbQXaE4AySyKkrHaxqsXVI6ZsTU+S8b21OFMbFsUByxWAP9YiFrpIi SXqA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=CRV4wVaJ; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u6si8157636ejf.56.2021.04.02.16.39.51; Fri, 02 Apr 2021 16:39:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=CRV4wVaJ; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234821AbhDBXju (ORCPT + 17 others); Fri, 2 Apr 2021 19:39:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52358 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235228AbhDBXjt (ORCPT ); Fri, 2 Apr 2021 19:39:49 -0400 Received: from mail-lj1-x229.google.com (mail-lj1-x229.google.com [IPv6:2a00:1450:4864:20::229]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 894CDC0613E6 for ; Fri, 2 Apr 2021 16:39:47 -0700 (PDT) Received: by mail-lj1-x229.google.com with SMTP id o16so6971260ljp.3 for ; Fri, 02 Apr 2021 16:39:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=MqUyCQ8bApydwGreXPqVnRLc78HVU/m7ATGYH5tMkXg=; b=CRV4wVaJgKNwAGzfnLsbhXrf3/5B0OdKHc/t5G3+AztIgYdXNASnYWvk+zZfNGxRA9 Pv3AmSbcvzkl8tFQUWb1fhhEniE/TIVl21lJ7WLosk/JLXrqpdE/oztF/LaPRaCITXHO hKbPduoy7VoYEuR4SEla8ygjeKA1lsgnWvd+IvjkZHUZ8SldAjFxZtxA8spcO5pIWbsb iWAPMoMF8zQZT98wHDWdwa4RXmuJTR7paQ4WYc+ar6VpVO07AQsFFzwQqDGPBQHwYNzS iEcvmlaCMndVJDmRxlhKTZ4sdLqL1EYLaZB0TZgHtiqN4fLO85rb20ATEac39z6lcHl1 qmkQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=MqUyCQ8bApydwGreXPqVnRLc78HVU/m7ATGYH5tMkXg=; b=djq6e0MQ9umKtdz4z26lwIG1OwsUxSoH0NHRd2mX4ozN27o0IChJPyHyAxNoXlLYA6 ptliavFt8R3Q9SWy8fjqyzf9yRtn4kFfo3ATlA8txRk/LzWzYRFKvu28NK0HV6oubUfC h4ika/CnqfSN/OrLh6mVXW2OAedBZns0OFx48MtmUws7dSkNYLDd1ulBLbk9i6j0bgn3 AyRTutddw1uMHKqMM4m6iftUwvaxdqdyTJdIiXrx8X8hidKSyo/CiqC/ajNaCR+dzs5m Baa2S+zsOTuMxzu5Xp7wBHqkURanBcEqp/+OeObz3fYqJPw99+KIzd1XR2QiqYIZUVQv UtSw== X-Gm-Message-State: AOAM533c5zk2pYM8QI4kr3VbLCN2JlzIDt0RDcJLOIaL/hStdPSO/uEo fPCOld245Qa3L5KLSVEFKe2KuZPCwPKp5Q== X-Received: by 2002:a2e:9b14:: with SMTP id u20mr9483055lji.463.1617406786121; Fri, 02 Apr 2021 16:39:46 -0700 (PDT) Received: from eriador.lan ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id w30sm1013134lfq.210.2021.04.02.16.39.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 02 Apr 2021 16:39:45 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Stephen Boyd , Michael Turquette Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v1 1/4] dt-bindings: clock: separate SDM845 GCC clock bindings Date: Sat, 3 Apr 2021 02:39:41 +0300 Message-Id: <20210402233944.273275-1-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.30.2 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Separate qcom,gcc-sdm845 clock bindings, adding required clocks and clock-names properties. Signed-off-by: Dmitry Baryshkov --- .../bindings/clock/qcom,gcc-sdm845.yaml | 84 +++++++++++++++++++ .../devicetree/bindings/clock/qcom,gcc.yaml | 2 - 2 files changed, 84 insertions(+), 2 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/qcom,gcc-sdm845.yaml -- 2.30.2 diff --git a/Documentation/devicetree/bindings/clock/qcom,gcc-sdm845.yaml b/Documentation/devicetree/bindings/clock/qcom,gcc-sdm845.yaml new file mode 100644 index 000000000000..4808fa7a6b8c --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,gcc-sdm845.yaml @@ -0,0 +1,84 @@ +# SPDX-License-Identifier: GPL-2.0-only +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,gcc-sdm845.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Global Clock & Reset Controller Binding + +maintainers: + - Stephen Boyd + - Taniya Das + +description: | + Qualcomm global clock control module which supports the clocks, resets and + power domains on SDM845 + + See also: + - dt-bindings/clock/qcom,gcc-sdm845.h + +properties: + compatible: + const: qcom,gcc-sdm845 + + clocks: + items: + - description: Board XO source + - description: Board active XO source + - description: Sleep clock source + - description: PCIE 0 Pipe clock source (Optional clock) + - description: PCIE 1 Pipe clock source (Optional clock) + minItems: 3 + maxItems: 5 + + clock-names: + items: + - const: bi_tcxo + - const: bi_tcxo_ao + - const: sleep_clk + - const: pcie_0_pipe_clk # Optional clock + - const: pcie_1_pipe_clk # Optional clock + minItems: 3 + maxItems: 5 + + '#clock-cells': + const: 1 + + '#reset-cells': + const: 1 + + '#power-domain-cells': + const: 1 + + reg: + maxItems: 1 + + protected-clocks: + description: + Protected clock specifier list as per common clock binding. + +required: + - compatible + - reg + - '#clock-cells' + - '#reset-cells' + - '#power-domain-cells' + +additionalProperties: false + +examples: + # Example for GCC for MSM8960: + - | + #include + clock-controller@100000 { + compatible = "qcom,gcc-sdm845"; + reg = <0x100000 0x1f0000>; + clocks = <&rpmhcc RPMH_CXO_CLK>, + <&rpmhcc RPMH_CXO_CLK_A>, + <&sleep_clk>; + clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk"; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; +... diff --git a/Documentation/devicetree/bindings/clock/qcom,gcc.yaml b/Documentation/devicetree/bindings/clock/qcom,gcc.yaml index ee0467fb5e31..490edad25830 100644 --- a/Documentation/devicetree/bindings/clock/qcom,gcc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,gcc.yaml @@ -32,7 +32,6 @@ description: | - dt-bindings/clock/qcom,gcc-mdm9615.h - dt-bindings/reset/qcom,gcc-mdm9615.h - dt-bindings/clock/qcom,gcc-sdm660.h (qcom,gcc-sdm630 and qcom,gcc-sdm660) - - dt-bindings/clock/qcom,gcc-sdm845.h properties: compatible: @@ -52,7 +51,6 @@ properties: - qcom,gcc-mdm9615 - qcom,gcc-sdm630 - qcom,gcc-sdm660 - - qcom,gcc-sdm845 '#clock-cells': const: 1