| Message ID | 20241130-fix-board-clocks-v2-4-b9a35858657e@linaro.org |
|---|---|
| State | New |
| Headers | show
Received: from mail-lf1-f50.google.com (mail-lf1-f50.google.com
[209.85.167.50])
(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0089713D638
for <linux-arm-msm@vger.kernel.org>; Sat, 30 Nov 2024 01:44:37 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=209.85.167.50
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1732931080; cv=none;
b=oN4VqQoLDSd8Va0TqG444j8k9Kz3E4zF2cDZyKqRMStfNvcsCg9UMU7gxsCrLThgl2Xa82OXQVMP9vKbJQrlkfIfewAud2lgAh76jLh0i8a5R5Y6LwwC8HH4f5jUX309V/a+yC89wMUHqiukmnbxKm7C3ufIp74mCijb8lLeTIs=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1732931080; c=relaxed/simple;
bh=rR33tk4iShQizxX1vNrKanPGs6fsj3vgKiMhLvDMp+M=;
h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
In-Reply-To:To:Cc;
b=oCJUW5Fi/rAyKX6/zNela/5XrQlUcbAQ/+FQJR4Isqs20Gedu+69Yo1wedlLy1iDtnANf1aMUMaJBFuJiHneGwyuWlZf9fNoCtVXHAeocxiK4nDHgB/v8sh/t7+KGKQyPf6se2lXsWME4JLoyfUqOPkcKgkUm7Pv/hbkoM1Y49M=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=linaro.org;
spf=pass smtp.mailfrom=linaro.org;
dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org
header.b=kGkdtBxZ; arc=none smtp.client-ip=209.85.167.50
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=linaro.org
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=linaro.org
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org
header.b="kGkdtBxZ"
Received: by mail-lf1-f50.google.com with SMTP id
2adb3069b0e04-53df1e063d8so3070611e87.3
for <linux-arm-msm@vger.kernel.org>;
Fri, 29 Nov 2024 17:44:37 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=linaro.org; s=google; t=1732931076; x=1733535876;
darn=vger.kernel.org;
h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
:mime-version:subject:date:from:from:to:cc:subject:date:message-id
:reply-to;
bh=enlHR4jkuvtTrE3pGjdSHmUxNqvLGDczVHxXmenPlOE=;
b=kGkdtBxZ6hsx8adnibJpQQIMEJPGcTsq9FOrs0gqJtHn05uGt2avHF0E7yeJyHbj7H
6ntTMuJRI2+wzEwlLXhk6i5TZES9rOW7OHM0EhSmByy/RcL9JeDj+0IIbumLqfs+bcwu
jQhhwo+YvCbydBFtkbfl+CuUitEzCQOelzo+NZJdYYG4DyvVpQcrlbJVqve/coekB54T
o/D+tDPUjDm2BSsvH8K/1WQygFTVNfeWxc4vzc03USYeOE9tECydrbR1hJ2I94w6CSph
x+RGbR3Xfzv+UAQaF5Kp8bknLuL5R/OO8YOPxGiSCNbxyMGKFrUVGEmIKH05srxb4C/s
Guug==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=1e100.net; s=20230601; t=1732931076; x=1733535876;
h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
:mime-version:subject:date:from:x-gm-message-state:from:to:cc
:subject:date:message-id:reply-to;
bh=enlHR4jkuvtTrE3pGjdSHmUxNqvLGDczVHxXmenPlOE=;
b=Zl8RMU1j3mSw36sDIDDDAQsNZSuTePmaw0QT461stae1cCKOXU+f7UaszEXvtuXDs9
QUeXKLXvIJY+A7m+pvHK8d8U7z2TMfS9Zw+KhWonZqe8cnmOMhDdxOAaY52++ejyVt4Z
1gpRkJNtqqm7U2jZYAwk8/6qqirykbuQ3PboaW/UZ5x1PbW94CpW9isCg/rMsXCQ8T6e
H5+mvLY9bCxPjLN4yzdjz3keaLbe5YRFfM78y2ksDIM+G9xpfK9AgjcMOhxa4D1bSGev
25xVnhjKrTs1GnxkGGLdu47neojLBPvEbMWtg82bg3MLD117yDKJMMyxrbISkj5OT82e
jkQw==
X-Forwarded-Encrypted: i=1;
AJvYcCXbJ2WdUD+Hcqql+/p2Qo6qkHgFjoIKeBxDifaEdD4xSnkKUoZXySPhTLG4ivDLW6Nc5C9kTvXu4byLwxi3@vger.kernel.org
X-Gm-Message-State: AOJu0YxN3AKLEOc8iwSpmsVW/HhinftTZDztMFitxPF0cyx7hRQRhj4z
ujhTWTAjGkG772nuO4IyFI94GrBdq4febrB+mSAy9FODF+aLudCnYSPkopKVxAU=
X-Gm-Gg: ASbGnctduFYCkiFjqF69YOT/6S6iT4AYJxit8jCICuKSQYWebJ1zgwSZ9llrsS48XCV
Eykrq9u8RayuVlXp2gM6t3EzjRnzQA8tQfhZWHXF+p9WXMmGwRSztaRBkJO9gL8ZCJV4u1vZiNY
YxjANkHsK4j7j9ap7g923CQ5FVMpf1J2bJyRgOPtnIW8isqmO6XkBletCUxOClAmYfwrzp8RCpF
Kf94Ei4UL/0bEltG/4W3FcXV5Rpy1YKD7TGBFC+odXjsYTXUWX2KOlx+A==
X-Google-Smtp-Source:
AGHT+IHywoREWlTPjCHgXz6LrNp2XPq8QdRZQCNCwljTgITn5uYE5NAaBxp2XpYese1j4K/wCyPxXQ==
X-Received: by 2002:ac2:5684:0:b0:539:fcb7:8d53 with SMTP id
2adb3069b0e04-53df01048e1mr8529046e87.46.1732931076138;
Fri, 29 Nov 2024 17:44:36 -0800 (PST)
Received: from umbar.lan ([192.130.178.90])
by smtp.gmail.com with ESMTPSA id
2adb3069b0e04-53df64a0742sm631946e87.261.2024.11.29.17.44.33
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Fri, 29 Nov 2024 17:44:34 -0800 (PST)
From: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Date: Sat, 30 Nov 2024 03:44:16 +0200
Subject: [PATCH v2 04/31] arm64: dts: qcom: qcs404: correct sleep clock
frequency
Precedence: bulk
X-Mailing-List: linux-arm-msm@vger.kernel.org
List-Id: <linux-arm-msm.vger.kernel.org>
List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20241130-fix-board-clocks-v2-4-b9a35858657e@linaro.org>
References: <20241130-fix-board-clocks-v2-0-b9a35858657e@linaro.org>
In-Reply-To: <20241130-fix-board-clocks-v2-0-b9a35858657e@linaro.org>
To: Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>
Cc: Leo Yan <leo.yan@linux.dev>, Joseph Gates <jgates@squareup.com>,
Georgi Djakov <djakov@kernel.org>, Shawn Guo <shawn.guo@linaro.org>,
Stephan Gerhold <stephan@gerhold.net>, Zac Crosby <zac@squareup.com>,
=?utf-8?q?Bastian_K=C3=B6cher?= <git@kchr.de>,
Andy Gross <andy.gross@linaro.org>, Jeremy McNicoll <jeremymc@redhat.com>,
Rohit Agarwal <quic_rohiagar@quicinc.com>,
Melody Olvera <quic_molvera@quicinc.com>,
Bhupesh Sharma <bhupesh.sharma@linaro.org>,
cros-qcom-dts-watchers@chromium.org, Stephen Boyd <swboyd@chromium.org>,
Rajendra Nayak <quic_rjendra@quicinc.com>,
Martin Botka <martin.botka@somainline.org>,
Jonathan Marek <jonathan@marek.ca>, Vinod Koul <vkoul@kernel.org>,
Tengfei Fan <quic_tengfan@quicinc.com>,
Fenglin Wu <quic_fenglinw@quicinc.com>,
Neil Armstrong <neil.armstrong@linaro.org>,
Abel Vesa <abel.vesa@linaro.org>,
Alexandru Marc Serdeliuc <serdeliuk@yahoo.com>,
Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>,
Sibi Sankar <quic_sibis@quicinc.com>,
Bryan O'Donoghue <bryan.odonoghue@linaro.org>, Jun Nie <jun.nie@linaro.org>,
James Willcox <jwillcox@squareup.com>, Max Chen <mchen@squareup.com>,
Vincent Knecht <vincent.knecht@mailoo.org>, Benjamin Li <benl@squareup.com>,
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
X-Mailer: b4 0.14.2
X-Developer-Signature: v=1; a=openpgp-sha256; l=910;
i=dmitry.baryshkov@linaro.org; h=from:subject:message-id;
bh=rR33tk4iShQizxX1vNrKanPGs6fsj3vgKiMhLvDMp+M=;
b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBnSm3zc0cOtxzcV+s0AdlejbFKfCk3MoBgg7lHI
mdE/TXRJr+JATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZ0pt8wAKCRCLPIo+Aiko
1QlOB/9R4WPOD5FR9qjxe/CCeC1L3cVvKs+q7z4z2LeVjql5LDA9RaD3lDajRH60NKnYbzwbnBT
MucSphWrWWsOspuOnFPcgfOnMM2G1pdxD0O4Yzen7I4gt1Tin1CmYCCHIe45ubo6b0VF4Yquzpb
QfHHcfrf8aa8gl4bXrbLZ1djLrGH9/TzmVdbEOe5mRWxfOjJTM05jTY9u+vsL2+dATs2TM5j9gM
iPmyfNPf0w/P/eNLj+XF7rH2+pYRmvzuZkSs9lXzdNvXt3GQcdOPe/koeGwXVQyjc4tbI5LDURc
5fgr32id6mSgRNJrQ4AUle2qb/orjv6JI1M/Dr4+8EWiJoml
X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp;
fpr=8F88381DD5C873E4AE487DA5199BF1243632046A
|
| Series |
arm64: dts: qcom: move board clocks to SoC DTSI files
|
expand
|
diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi index 215ba146207afd25128692781926cf1964743655..2862474f33b0eab7c42fa2b22006f580c567ad2e 100644 --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi @@ -28,7 +28,7 @@ xo_board: xo-board { sleep_clk: sleep-clk { compatible = "fixed-clock"; #clock-cells = <0>; - clock-frequency = <32768>; + clock-frequency = <32764>; }; };
The QCS40x platforms use PMS405 to provide sleep clock. According to the documentation, that clock has 32.7645 kHz frequency. Correct the sleep clock definition. Fixes: 9181bb939984 ("arm64: dts: qcom: Add SDX75 platform and IDP board support") Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> --- arch/arm64/boot/dts/qcom/qcs404.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-)