Message ID | 20250313130918.4238-7-quic_kaushalk@quicinc.com |
---|---|
State | New |
Headers | show
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1939A267F62; Thu, 13 Mar 2025 13:10:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741871441; cv=none; b=k0Sn511yeCbmpCSw2Z6fo31K5DCRw2ZjVwWPu6mt7aVGwWrZg32eKQIpaTJJV6r0o4jOKqib0GaEy4gxrULCRnnhSg23ZYOV7bTsgXh3ndunFQVvl9KkNXfuAks5vCBR7w5CYUMr37GDorbhD/Cj4JG7LmWuMaDWOYqmENQ+aks= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741871441; c=relaxed/simple; bh=nPb4nLuhrNdUOOcqQFRX6ORpTIL4N/e2hsjOi4hON1s=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=G1gbiwxZo/BqHEg1YwBbUNiC/vnA4BD48LI2K36UpKU4EgEBgqOKf6KP1xdFshG0Hne/Mp8g1UrtKiOgWLhxXv0stoKC8f4IcFShM3rZxFR7T8h1eMfuAd1LUoQBXtXHrHrT6bWEJgksvH5tAgd6JbJNvuaztnjBnGnRhTCgwWY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=A1lY/bp3; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="A1lY/bp3" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 52D9h2L7032388; Thu, 13 Mar 2025 13:10:31 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-type:date:from:in-reply-to:message-id:mime-version :references:subject:to; s=qcppdkim1; bh=gPmU8hfw3OjyuvFw4C76f+C+ TOsZTG9SChvM5SPpV2w=; b=A1lY/bp3xGMoTU9yayLjaHySeYDc/1rF10xSw6lK qzAJ26mq8XplTh7kRVbvjrvjlvuvevpIPLP8ipxTBYXXA4O4Chqb1yC3C7Th8kHJ 8fEtK8lEYqxMM6ULgzRSLq5mrSEzGGA5+NvSFoudflHuTPzc2yeKP1v+QNRQLDFl lgbXe3Dld2EVtgu75CXDD8oe4VRQ1KQR30ASVUATQQB1ry3tbn1Ia4qJbX/Yu77e jFNhoob/ewQJCkvQAUXyFFE/QNhG9t3ROQ1BDLPwNYsrbHbUxG88VAfN00J3prUQ X5pLLhe/Kj+lJd+XZQ6uRcYZZPYwtrNNoM1T0u9KcTYIFQ== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 45au2qnxtk-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 13 Mar 2025 13:10:30 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 52DDATwW021905 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 13 Mar 2025 13:10:29 GMT Received: from hu-kaushalk-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 13 Mar 2025 06:10:24 -0700 From: Kaushal Kumar <quic_kaushalk@quicinc.com> To: <vkoul@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>, <conor+dt@kernel.org>, <manivannan.sadhasivam@linaro.org>, <miquel.raynal@bootlin.com>, <richard@nod.at>, <vigneshr@ti.com>, <andersson@kernel.org>, <konradybcio@kernel.org>, <agross@kernel.org> CC: <linux-arm-msm@vger.kernel.org>, <dmaengine@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-mtd@lists.infradead.org>, Kaushal Kumar <quic_kaushalk@quicinc.com> Subject: [PATCH 6/6] ARM: dts: qcom: sdx75-idp: Enable QPIC NAND support Date: Thu, 13 Mar 2025 18:39:18 +0530 Message-ID: <20250313130918.4238-7-quic_kaushalk@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20250313130918.4238-1-quic_kaushalk@quicinc.com> References: <20250313130918.4238-1-quic_kaushalk@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: <linux-arm-msm.vger.kernel.org> List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: kAzWUQ7QUhUQOr98MbqwUrjzKeOOPO2G X-Proofpoint-GUID: kAzWUQ7QUhUQOr98MbqwUrjzKeOOPO2G X-Authority-Analysis: v=2.4 cv=TIhFS0la c=1 sm=1 tr=0 ts=67d2d947 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=Vs1iUdzkB0EA:10 a=COk6AnOGAAAA:8 a=FJNihrFfxRNLkEo54-QA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1093,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-03-13_06,2025-03-11_02,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 adultscore=0 mlxlogscore=771 mlxscore=0 clxscore=1015 bulkscore=0 malwarescore=0 suspectscore=0 spamscore=0 phishscore=0 impostorscore=0 priorityscore=1501 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2503130103 |
Series |
Enable QPIC BAM and QPIC NAND support for SDX75
|
expand
|
diff --git a/arch/arm64/boot/dts/qcom/sdx75-idp.dts b/arch/arm64/boot/dts/qcom/sdx75-idp.dts index 26f7e38b8a6e..06cacec3461f 100644 --- a/arch/arm64/boot/dts/qcom/sdx75-idp.dts +++ b/arch/arm64/boot/dts/qcom/sdx75-idp.dts @@ -282,6 +282,20 @@ status = "okay"; }; +&qpic_nand { + status = "okay"; + + nand@0 { + reg = <0>; + + nand-ecc-strength = <8>; + nand-ecc-step-size = <512>; + nand-bus-width = <8>; + /* efs2 partition is secured */ + secure-regions = /bits/ 64 <0x680000 0xb00000>; + }; +}; + &qupv3_id_0 { status = "okay"; };
Enable QPIC NAND devicetree node for Qualcomm SDX75-IDP board. Signed-off-by: Kaushal Kumar <quic_kaushalk@quicinc.com> --- arch/arm64/boot/dts/qcom/sdx75-idp.dts | 14 ++++++++++++++ 1 file changed, 14 insertions(+)