From patchwork Tue Apr 8 09:32:10 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 880312 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 760D8268685 for ; Tue, 8 Apr 2025 09:32:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744104775; cv=none; b=tQ6jFkWTah4AVY28L+mOqRoqwoSssi7krd/ku8sJ8/fdDtXejcUeSX3zT8/9R8BWATZ8jx1bg1p4Ta06Q04rF4kJmpJ1fQ8uirjkrKGgIjSi3ten3d9BIBZTcsjGiXRt/tNfl5BoKLpH6YWH+JYMQeD96hjeveaTy7/eTiSnJzA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744104775; c=relaxed/simple; bh=noKAuGYc/FuXpXpzswCrqXeAdlgNvT9WSYSV3NjT4xg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Qe9OJvKDSYL7df9Ny1NOP+mPih7+zUWGgJqiDv2j0ZkJta0R3EACvUqBpmgkZSD1Nj/KF1vbrTzzZ2duN2TK3JnWmCnH4/F4SXB7GULgcsoWKkRSUKs/Spz4T6G8gA2pOyPcs0qZHTXketmxWby8a1In+6NCkz1f0/rI0qHSqrc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=R4pqz/UG; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="R4pqz/UG" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-43d64e6c83eso3469155e9.0 for ; Tue, 08 Apr 2025 02:32:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1744104772; x=1744709572; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=MJrhV1L8g5th97zdjtHrEGnjKRK3uNf+lknaQaxDFg4=; b=R4pqz/UG5bXK/KKjYUkqByrxEiclyEHxe0MIlwZ2pt3r555SpL8Q6dJqrJliw5h2aL LLDB9++IAL4v3O2rYEMX9x61f7gYn9NHuQh1l7FSZXKRVRtQPguuPw4MQRmvU4PimFCQ APbDOU6Q6L7afiby45uHRc99w5jTMeBYzxpwoOiLEIRWRM3r/k2GlIc6WU1vF+5pZ0DL ubpQzkzpBj8PFuwL7tcV9k0PgmFYCWEmAbw3bVhVNoRLoHZrRoDUyCo5uq6oRiPPMSBg lmpoIBM9jkHfcWHFvs7VNK43TSn/Ys21smfekOC6ZtvT9RMHKIJX+9BaeRRfBmniAVNc NZ+g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744104772; x=1744709572; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MJrhV1L8g5th97zdjtHrEGnjKRK3uNf+lknaQaxDFg4=; b=TNBaCkeAhJ5c2xmphdT5WTpbKQYMOKFaYvGHCOEdf68t7arpsuUClrr+IYKB0V6xSP rlSORYQPwAFN4MmD1lhcmOqUCenP01ur1R4ZsoGtXQmyhXoSZYxezWeZLVsjo/GY+0c3 EeY8BsKdsA+2B4ynFUwuS/d0Y9oW++sc84SKIR5PFVRN+xnF6PUx4AY6fg3EyncVmIRV vR2l3qNOkqvDHQmbhhcaaiwjxD9fenEeRZLPoPiM1iYhqrGJtDcqvVJGjxXPmthaEw/K T6ZzTUdDqYAAuac7gwa4sT+Fby7KDl/mfiuQnyLX3VTMhKTzyD6Ifk4INM3m/S4P6w2M Y8hQ== X-Gm-Message-State: AOJu0Yxm3Yx23M9Y3U3WtVe1p/mTo0XVw89Do5wCe7fCHaL8UQYH1BOO 2+XpHAZdDmODbi0i5a4lwMDiXIHNdn6EHvn5SU7fOffZnaCI35UX+oTG+FIZMsM= X-Gm-Gg: ASbGnctAQdVZkSvGKHv4pSelLuRrlf8sSlnkZCRq4U6siy2nM8Yhf9g6xCb4v9ZUsxO EfdCwedpnu/uin3SPCtR/CwxCK7hnn4e/Ibu50B4lCNDW+WnzFa6o2lu4m1gn9E3mL86fVPLxDQ 2ZqMRhUJX9aHT+gDyS9TgchxxAVZon1+wictM93iunTfBYMLhp6OQtqMF60Z+8XUjX97IAmr54p EgIopPjKDTwgaVIxodjqwYCbxE4vS5jZpMwrPgVDrHM1tjk2oEJPOiUEtUagsM0D5pKvGxlYx/Z YAXcw+oaclE6RYJQBPbVs+LKuY7bNN7CfuHhA+IohFyS7I+65mGZ83qI61jTb/g= X-Google-Smtp-Source: AGHT+IHMqikLDAtX/GOxngxzLAcI3sXh7/4Yj7BQAqmgomd9bUJ7fXJ2LUMoTpdnPDnO8H6rRoZnHg== X-Received: by 2002:a05:600c:5107:b0:43b:c844:a4ba with SMTP id 5b1f17b1804b1-43ecf85f893mr45735195e9.3.1744104771911; Tue, 08 Apr 2025 02:32:51 -0700 (PDT) Received: from [192.168.1.26] ([178.197.198.86]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43ec34be2f4sm153680085e9.19.2025.04.08.02.32.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Apr 2025 02:32:51 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 08 Apr 2025 11:32:10 +0200 Subject: [PATCH v2 13/24] arm64: dts: qcom: sdm630: Use the header with DSI phy clock IDs Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250408-dts-qcom-dsi-phy-clocks-v2-13-73b482a6dd02@linaro.org> References: <20250408-dts-qcom-dsi-phy-clocks-v2-0-73b482a6dd02@linaro.org> In-Reply-To: <20250408-dts-qcom-dsi-phy-clocks-v2-0-73b482a6dd02@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong , Krzysztof Kozlowski , Dmitry Baryshkov X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2793; i=krzysztof.kozlowski@linaro.org; h=from:subject:message-id; bh=noKAuGYc/FuXpXpzswCrqXeAdlgNvT9WSYSV3NjT4xg=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBn9O0hTLrK8BoShomUd0Sj9HR0OypaOvoVHiSqg 8m+GhFhoS2JAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCZ/TtIQAKCRDBN2bmhouD 13IdD/4pQby+GnX5PgpVQ3zC/znG8P9FUPnANUG/hXOB2KaUxnbTXWxdNGQQjfS/WNRH14Yk1Pt Qp3OtS7hb6lJK8lEUhkrNYFbxBuQ0K5VSeeD3iq7h06T1t6ApFkR2wYnLQ26lrQ+wgCVkFLZvzq Z4iLsLu7bPqAIylBLr4CuHxrx4XhEtFBkSpoi6EnMom4hseMK4VtjIox6tj1NygRMMWwLhsRu1C G6vS7ojI+ibDIr49HV/q9wgukZvGI+zRhVe9sMoBXyV3mFe/UIiYph4Ws3QEM2v4s6tEa3EjylQ ht5rxQzplv1GeZwfPljH9noHhRr2OufICpMS+hjVRhCFgiXVXUbGjbk/nywztiw1JLpCPyNRId2 61u3l3tiweRNvkKwXfJrDhc/Yy9qPn9Xwxm1pdCA8sDKD9/Q6PCmjC8BjKMAV1895zKobGtDL0b pXooBJiDwyQXZS80w/FSxQZg3JxvUWw4HUMkmLR9/ULeNovwZQA3P9CEScn48t6SHeVbfMaOkHU LfLN2GhfPuFljrPejaAl9PF628+VP9wOOrIBY921G/FsslF2WlFazg+sTWFE/cosA7gnPpW0IWZ pVxbgPeIy8IIEBlU0We4tT1XsE3uweSgYYnXiJFb0MNJJICY5uUCOUwWxrvRJhzOaz/Pgy5yRFh K/LZgBB0iDWeTLQ== X-Developer-Key: i=krzysztof.kozlowski@linaro.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Use the header with DSI phy clock IDs to make code more readable. Reviewed-by: Dmitry Baryshkov Reviewed-by: Neil Armstrong Signed-off-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/qcom/sdm630.dtsi | 9 +++++---- arch/arm64/boot/dts/qcom/sdm660.dtsi | 12 ++++++------ 2 files changed, 11 insertions(+), 10 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sdm630.dtsi b/arch/arm64/boot/dts/qcom/sdm630.dtsi index 3722e405a97cb096b2085a4a21b3e15f06849271..2d3820536ddf45fc9cd96ffda3e9cc64b1e6ddff 100644 --- a/arch/arm64/boot/dts/qcom/sdm630.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm630.dtsi @@ -4,6 +4,7 @@ * Copyright (c) 2020, AngeloGioacchino Del Regno */ +#include #include #include #include @@ -1541,8 +1542,8 @@ mmcc: clock-controller@c8c0000 { <&sleep_clk>, <&gcc GCC_MMSS_GPLL0_CLK>, <&gcc GCC_MMSS_GPLL0_DIV_CLK>, - <&mdss_dsi0_phy 1>, - <&mdss_dsi0_phy 0>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, <0>, <0>, <0>, @@ -1664,8 +1665,8 @@ mdss_dsi0: dsi@c994000 { assigned-clocks = <&mmcc BYTE0_CLK_SRC>, <&mmcc PCLK0_CLK_SRC>; - assigned-clock-parents = <&mdss_dsi0_phy 0>, - <&mdss_dsi0_phy 1>; + assigned-clock-parents = <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>; clocks = <&mmcc MDSS_MDP_CLK>, <&mmcc MDSS_BYTE0_CLK>, diff --git a/arch/arm64/boot/dts/qcom/sdm660.dtsi b/arch/arm64/boot/dts/qcom/sdm660.dtsi index 3164a4817e3267d458d81cabf2ae4223a7a94963..ef4a563c0feba7cd651158cdfa1b4d3cb7503c7c 100644 --- a/arch/arm64/boot/dts/qcom/sdm660.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm660.dtsi @@ -170,8 +170,8 @@ mdss_dsi1: dsi@c996000 { assigned-clocks = <&mmcc BYTE1_CLK_SRC>, <&mmcc PCLK1_CLK_SRC>; - assigned-clock-parents = <&mdss_dsi1_phy 0>, - <&mdss_dsi1_phy 1>; + assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>; clocks = <&mmcc MDSS_MDP_CLK>, <&mmcc MDSS_BYTE1_CLK>, @@ -239,10 +239,10 @@ &mmcc { <&sleep_clk>, <&gcc GCC_MMSS_GPLL0_CLK>, <&gcc GCC_MMSS_GPLL0_DIV_CLK>, - <&mdss_dsi0_phy 1>, - <&mdss_dsi0_phy 0>, - <&mdss_dsi1_phy 1>, - <&mdss_dsi1_phy 0>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, <0>, <0>; };