From patchwork Fri May 30 22:28:55 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alex Elder X-Patchwork-Id: 31232 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pd0-f197.google.com (mail-pd0-f197.google.com [209.85.192.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 7A45420671 for ; Fri, 30 May 2014 22:29:29 +0000 (UTC) Received: by mail-pd0-f197.google.com with SMTP id y10sf5805996pdj.0 for ; Fri, 30 May 2014 15:29:28 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=U/Z54otYZX1spVdr9Ar30m2mzeDlTdUgHZJFXfqThiI=; b=CYsKu5UM75HFN80p/MyVIXcPtBOo7DYXEYlyNd0GNYeBjPMsUbKPZjSPARh82JQ5zR yKYuoVWlzPzmhBBS8RLrfT1RL19RdQR/Xbp20a/uFUSeD7IJFSb/p1gjUd3EYo63Oe3I F8BxJYpLcMa8BVprY8VEe6urMze4QyMWOk49ygog7bo6O89MDIHQo9dPrDOycnmucXK+ aIETQtXvw/SRB3KgUYaOE8ZzjfhgdLP4vpDadR040s72ayrwmgkKEg4UtuMnTqeXTKwL sLVfKxfGaItWAf+mZfDOtVzPDCvGV9997dgTM3fAjk0XyTCjd80N3p/q9svS0d80qfEA 1jTQ== X-Gm-Message-State: ALoCoQnWA9+Vv1oBJ0AVmjPXrFaZhPBw77awLZ8aF3UWuBoyYqXpQPyJGvwvQeOlbZ+hyfdhqrH9 X-Received: by 10.66.235.170 with SMTP id un10mr5821951pac.37.1401488968753; Fri, 30 May 2014 15:29:28 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.41.166 with SMTP id z35ls1246503qgz.93.gmail; Fri, 30 May 2014 15:29:28 -0700 (PDT) X-Received: by 10.221.40.193 with SMTP id tr1mr16585068vcb.31.1401488968467; Fri, 30 May 2014 15:29:28 -0700 (PDT) Received: from mail-ve0-f182.google.com (mail-ve0-f182.google.com [209.85.128.182]) by mx.google.com with ESMTPS id dc1si2967643vdc.4.2014.05.30.15.29.28 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 30 May 2014 15:29:28 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.182 as permitted sender) client-ip=209.85.128.182; Received: by mail-ve0-f182.google.com with SMTP id sa20so2884041veb.13 for ; Fri, 30 May 2014 15:29:28 -0700 (PDT) X-Received: by 10.53.12.229 with SMTP id et5mr14127084vdd.32.1401488968388; Fri, 30 May 2014 15:29:28 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.221.72 with SMTP id ib8csp145629vcb; Fri, 30 May 2014 15:29:27 -0700 (PDT) X-Received: by 10.68.194.202 with SMTP id hy10mr22541276pbc.94.1401488967485; Fri, 30 May 2014 15:29:27 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id yf6si7365930pbc.37.2014.05.30.15.29.26; Fri, 30 May 2014 15:29:26 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934835AbaE3W3J (ORCPT + 28 others); Fri, 30 May 2014 18:29:09 -0400 Received: from mail-ig0-f171.google.com ([209.85.213.171]:42575 "EHLO mail-ig0-f171.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756272AbaE3W3G (ORCPT ); Fri, 30 May 2014 18:29:06 -0400 Received: by mail-ig0-f171.google.com with SMTP id c1so1376898igq.16 for ; Fri, 30 May 2014 15:29:05 -0700 (PDT) X-Received: by 10.43.150.2 with SMTP id km2mr19096909icc.36.1401488945491; Fri, 30 May 2014 15:29:05 -0700 (PDT) Received: from localhost.localdomain (c-71-195-31-37.hsd1.mn.comcast.net. [71.195.31.37]) by mx.google.com with ESMTPSA id qh3sm8567496igb.17.2014.05.30.15.29.04 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 30 May 2014 15:29:05 -0700 (PDT) From: Alex Elder To: mporter@linaro.org, bcm@fixthebug.org, linux@arm.linux.org.uk, devicetree@vger.kernel.org, arnd@arndb.de, sboyd@codeaurora.org Cc: bcm-kernel-feedback-list@broadcom.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, galak@codeaurora.org, ijc+devicetree@hellion.org.uk, jason@lakedaemon.net, lorenzo.pieralisi@arm.com, mark.rutland@arm.com, pawel.moll@arm.com, rdunlap@infradead.org, rjui@broadcom.com, robh+dt@kernel.org, rvaswani@codeaurora.org Subject: [PATCH v4 RESEND 4/5] ARM: dts: enable SMP support for bcm28155 Date: Fri, 30 May 2014 17:28:55 -0500 Message-Id: <1401488936-21186-5-git-send-email-elder@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1401488936-21186-1-git-send-email-elder@linaro.org> References: <1401488936-21186-1-git-send-email-elder@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: elder@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.182 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Define nodes representing the two Cortex A9 CPUs in a bcm28155 SoC. Signed-off-by: Ray Jui Signed-off-by: Alex Elder --- arch/arm/boot/dts/bcm11351.dtsi | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/arch/arm/boot/dts/bcm11351.dtsi b/arch/arm/boot/dts/bcm11351.dtsi index 64d069b..61372a6 100644 --- a/arch/arm/boot/dts/bcm11351.dtsi +++ b/arch/arm/boot/dts/bcm11351.dtsi @@ -27,6 +27,25 @@ bootargs = "console=ttyS0,115200n8"; }; + cpus { + #address-cells = <1>; + #size-cells = <0>; + enable-method = "brcm,bcm11351-cpu-method"; + secondary-boot-reg = <0x3500417c>; + + cpu0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a9"; + reg = <0>; + }; + + cpu1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a9"; + reg = <1>; + }; + }; + gic: interrupt-controller@3ff00100 { compatible = "arm,cortex-a9-gic"; #interrupt-cells = <3>;