From patchwork Fri Oct 9 13:45:22 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Liviu Dudau X-Patchwork-Id: 54704 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f197.google.com (mail-wi0-f197.google.com [209.85.212.197]) by patches.linaro.org (Postfix) with ESMTPS id 8575322DB6 for ; Fri, 9 Oct 2015 13:46:20 +0000 (UTC) Received: by wijq8 with SMTP id q8sf3809169wij.1 for ; Fri, 09 Oct 2015 06:46:19 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=qbAUl3LJpdikNdaaPApebwJQZYC5sve5Utpguqm0GTc=; b=GJ3xnXs7IeXGzxraalnmpZYDhWYtrX2htPSKRSW2xBDigobgkUF+RtOvYbVr9pXeUQ CeBx48tZRoiSTHBOffrQc+f+Iduui02JHCfeUAJT5MYWUj/WQ8aTFl9lk76Ia5pXnthf sPrsVk2sjVJwYf1J6lEj6arz5+EiIuWlMgy5bZsJcx/6gSVugRTqixiQuDcrHWJl8GX0 AVsfX4b7g9RkuVQtYgzUvSJMXiX4lKUGqb5LErNUcO3gI/99d9TEElYtyGp0MabBWSYv XaGX9njOKW+AkFW12Jm7nW9coAQDeR+5gWbjjHfJN4y4Uxk3D2Om9KucZooS1uQK/yAw a1cg== X-Gm-Message-State: ALoCoQlC0S3M2osoteCXPMXdEzmHH+T34Qsebv/zB6Y6/NbbGCLh7UMtax2zPtbFGbEUW/sbCy+h X-Received: by 10.112.55.69 with SMTP id q5mr2614347lbp.24.1444398379798; Fri, 09 Oct 2015 06:46:19 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.33.196 with SMTP id h187ls315816lfh.4.gmail; Fri, 09 Oct 2015 06:46:19 -0700 (PDT) X-Received: by 10.112.184.196 with SMTP id ew4mr6742503lbc.17.1444398379635; Fri, 09 Oct 2015 06:46:19 -0700 (PDT) Received: from mail-lb0-f178.google.com (mail-lb0-f178.google.com. [209.85.217.178]) by mx.google.com with ESMTPS id n8si1284531lbm.52.2015.10.09.06.46.19 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 09 Oct 2015 06:46:19 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.178 as permitted sender) client-ip=209.85.217.178; Received: by lbcao8 with SMTP id ao8so82035988lbc.3 for ; Fri, 09 Oct 2015 06:46:19 -0700 (PDT) X-Received: by 10.112.135.9 with SMTP id po9mr6808333lbb.56.1444398379469; Fri, 09 Oct 2015 06:46:19 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp1221556lbq; Fri, 9 Oct 2015 06:46:18 -0700 (PDT) X-Received: by 10.66.124.229 with SMTP id ml5mr15288580pab.77.1444398378461; Fri, 09 Oct 2015 06:46:18 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id rz9si2779703pac.15.2015.10.09.06.46.18; Fri, 09 Oct 2015 06:46:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933064AbbJINqI (ORCPT + 30 others); Fri, 9 Oct 2015 09:46:08 -0400 Received: from fw-tnat.cambridge.arm.com ([217.140.96.140]:53000 "EHLO cam-smtp0.cambridge.arm.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1755112AbbJINqD (ORCPT ); Fri, 9 Oct 2015 09:46:03 -0400 Received: from e106497-lin.cambridge.arm.com (e106497-lin.cambridge.arm.com [10.2.131.158]) by cam-smtp0.cambridge.arm.com (8.13.8/8.13.8) with ESMTP id t99DjNH9002667; Fri, 9 Oct 2015 14:45:23 +0100 From: Liviu Dudau To: Will Deacon , Catalin Marinas , Bjorn Helgaas , Mark Rutland , Linus Walleij , Robin Murphy , Rob Herring , Ian Campbell , Kumar Gala , Arnd Bergmann , Jon Medhurst Cc: linux-pci , device-tree , LAKML , LKML Subject: [PATCH 3/4] arm64: Juno: Add support for the PCIe host bridge on Juno R1 Date: Fri, 9 Oct 2015 14:45:22 +0100 Message-Id: <1444398323-17354-4-git-send-email-Liviu.Dudau@arm.com> X-Mailer: git-send-email 2.6.0 In-Reply-To: <1444398323-17354-1-git-send-email-Liviu.Dudau@arm.com> References: <1444398323-17354-1-git-send-email-Liviu.Dudau@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: liviu.dudau@arm.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.178 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Juno R1 board sports a functional PCIe host bridge that is compliant with the SBSA standard found here[1]. With the right firmware that initialises the XpressRICH3 controller one can use the generic Host Bridge driver to use the PCIe hardware. Signed-off-by: Liviu Dudau [1] http://infocenter.arm.com/help/topic/com.arm.doc.den0029a/ --- arch/arm64/boot/dts/arm/juno-r1.dts | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm64/boot/dts/arm/juno-r1.dts b/arch/arm64/boot/dts/arm/juno-r1.dts index c627511..a702a6b 100644 --- a/arch/arm64/boot/dts/arm/juno-r1.dts +++ b/arch/arm64/boot/dts/arm/juno-r1.dts @@ -109,6 +109,26 @@ #include "juno-base.dtsi" + pcie-controller@40000000 { + compatible = "pci-host-ecam-generic"; + device_type = "pci"; + reg = <0 0x40000000 0 0x10000000>; /* ECAM config space */ + bus-range = <0 255>; + linux,pci-domain = <0>; + #address-cells = <3>; + #size-cells = <2>; + dma-coherent; + ranges = <0x01000000 0x00 0x5f800000 0x00 0x5f800000 0x0 0x00800000 + 0x02000000 0x00 0x50000000 0x00 0x50000000 0x0 0x08000000 + 0x42000000 0x40 0x00000000 0x40 0x00000000 0x1 0x00000000>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &gic 0 0 0 136 4 + 0 0 0 2 &gic 0 0 0 137 4 + 0 0 0 3 &gic 0 0 0 138 4 + 0 0 0 4 &gic 0 0 0 139 4>; + msi-parent = <&v2m_0>; + }; }; &memtimer {