From patchwork Fri Nov 16 14:55:58 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shawn Guo X-Patchwork-Id: 151343 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp525974ljp; Fri, 16 Nov 2018 06:56:30 -0800 (PST) X-Google-Smtp-Source: AFSGD/XHQzV96On7fCYBxrv1YJAEClLC7snY8LOZh/lpFlUsvWFde+FG0CHHw8yMArxg0F9laZz9 X-Received: by 2002:a17:902:be0e:: with SMTP id r14-v6mr740832pls.23.1542380190847; Fri, 16 Nov 2018 06:56:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542380190; cv=none; d=google.com; s=arc-20160816; b=zKImn6LXrmx+H0bmAl+RnTTJTaQH4yanHCwdKQjqUyUtnYgSIRz7uKOBP9Cx0LTz3E kiWNNlz++NLXxdm1y2G/93BaQaAINdmiabC7xESMr0JXoTWYzW2aE//GZTbvl8n5fPsm AVzmjfgDWGuP7wwcXBNo/B8VpxQkYIUm9NHyfjXaOhTpEBuM0BTyvOVK4xC+UCrrh9TY cJWwcgtULF5JTm6K1L9W9cogxaEP1JXbZEFTgDLwMZJ+lj6hXPxhgt5rZ7sTS4yftF3v mLsViOkoIMv5Rw7GvzDJSSYlhSJ0mXwmYcYgrO/9JQPOoW42UFBh1229IhH3fLhow7W3 LV+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=Hs8kJ/n19MYFQ4F1jRnsUG7KKzdTPo3hrqv1mlxboZ0=; b=Hjt14n3oyy8dkiy7W1kYL/Fg07exN50PAZ9vn7tk5cyP7Ej2TglWw9tMhnw6Z+EkLW SCIh9J/QWWCkwQSiAO4UhjQHo1buWsPypcXUrphIteyrrtQtk1MES/BZJJ5Rw+sK4sa5 dq+Gtnvv7N7K700OHLVFckKY9nBsPNrmKnaob5X0iKpZLNLCAj4n87RpXGHFurvEU+9R P9XjFSuHNwpFYEJDfz1gGBV43BDQ4gDZbFvXENduqU2GCvWblYo2Z84cbrIkRGLuabYe OffDaTDkT+REnvlx0TN+jbsA1JUshml+odsDOVA+I6c5+X2wIxEcgJjVHXAQ+/HJrYK/ go+Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Lr4jqeVu; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g3-v6si18431780plt.208.2018.11.16.06.56.30; Fri, 16 Nov 2018 06:56:30 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Lr4jqeVu; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389803AbeKQBJL (ORCPT + 6 others); Fri, 16 Nov 2018 20:09:11 -0500 Received: from mail-pf1-f196.google.com ([209.85.210.196]:39884 "EHLO mail-pf1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728124AbeKQBJL (ORCPT ); Fri, 16 Nov 2018 20:09:11 -0500 Received: by mail-pf1-f196.google.com with SMTP id c72so6842190pfc.6 for ; Fri, 16 Nov 2018 06:56:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Hs8kJ/n19MYFQ4F1jRnsUG7KKzdTPo3hrqv1mlxboZ0=; b=Lr4jqeVufeDPnc5cx/2thacJ2qirHnXgHuv18PjuFf8xPZkV7foZTCu19aGc+Y3z/a XrsPxOD0rcSpnllP4H2ydNwicB05Prph8CXJJJUWflXGv2o3zYfTP5tJLGwGeEsw5F7p /Aw1IssFwm0w8JtHYcbbsEN5OUGEAIMWRy9es= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Hs8kJ/n19MYFQ4F1jRnsUG7KKzdTPo3hrqv1mlxboZ0=; b=suRcdNO126DTetPcbOuHyS2EJJJNuN6J2Mr3FSszeWT1hP0sBKYGdZ/wNcp7mbFf6C rEzFJZGD+cmb/48KAqIQRXI04C4hMVU3jBi+oEIXSVrLeNd3LV/bXf9bPXtjmQ7dhUf4 22PRVM+EMSodR2zh2HtLyf8FI29pbVlVYC7uK37UmlL+tzBF5tLrCaBlz/NhZSg7tyZS yj+ErAosBIx/4cnhywo2mousFA9kKtUDOFOQ7oj/Qcuwg7lufcD1PpU+QbqrVsai7FgR xqIKWFHp3rtYLlKL/syaDV+sGQkI6BL90cX4gaLvtR29aUE1yQCNePjmSDbW419E6zsE XvnA== X-Gm-Message-State: AGRZ1gKopFSA2ihuGYTuPmE1sOlGFK/U8hf0ru/HTiyTHxWNv7fmQGP7 sxPCTOPXkMdOfDODCCBYjKPINA== X-Received: by 2002:a62:b50:: with SMTP id t77mr546315pfi.87.1542380188504; Fri, 16 Nov 2018 06:56:28 -0800 (PST) Received: from localhost.localdomain (61-216-91-114.HINET-IP.hinet.net. [61.216.91.114]) by smtp.gmail.com with ESMTPSA id u6sm31591670pgr.79.2018.11.16.06.56.21 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 16 Nov 2018 06:56:26 -0800 (PST) From: Shawn Guo To: Kishon Vijay Abraham I Cc: Rob Herring , Sriharsha Allenki , Anu Ramanathan , Bjorn Andersson , Vinod Koul , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo Subject: [PATCH v3 1/2] dt-bindings: phy: Add Qualcomm Synopsys High-Speed USB PHY binding Date: Fri, 16 Nov 2018 22:55:58 +0800 Message-Id: <20181116145559.31876-2-shawn.guo@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20181116145559.31876-1-shawn.guo@linaro.org> References: <20181116145559.31876-1-shawn.guo@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Sriharsha Allenki It adds bindings for Synopsys 28nm femto phy controller that supports LS/FS/HS usb connectivity on Qualcomm chipsets. Signed-off-by: Sriharsha Allenki Signed-off-by: Anu Ramanathan Signed-off-by: Bjorn Andersson Signed-off-by: Shawn Guo --- .../phy/qcom,snps-28nm-usb-hs-phy.txt | 108 ++++++++++++++++++ 1 file changed, 108 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt -- 2.18.0 diff --git a/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt b/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt new file mode 100644 index 000000000000..b6f8a3eadca6 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt @@ -0,0 +1,108 @@ +Qualcomm Synopsys 28nm Femto phy controller +=========================================== + +Synopsys 28nm femto phy controller supports LS/FS/HS usb connectivity on +Qualcomm chipsets. + +Required properties: + +- compatible: + Value type: + Definition: Should contain "qcom,qcs404-usb-hsphy". + +- reg: + Value type: + Definition: USB PHY base address and length of the register map. + +- #phy-cells: + Value type: + Definition: Should be 0. See phy/phy-bindings.txt for details. + +- clocks: + Value type: + Definition: See clock-bindings.txt section "consumers". List of + three clock specifiers for reference, phy core and + sleep clocks. + +- clock-names: + Value type: + Definition: Names of the clocks in 1-1 correspondence with the "clocks" + property. Must contain "ref", "phy" and "sleep". + +- resets: + Value type: + Definition: See reset.txt section "consumers". PHY reset specifiers + for phy core and POR resets. + +- reset-names: + Value type: + Definition: Names of the resets in 1-1 correspondence with the "resets" + property. Must contain "phy" and "por". + +- vdd-supply: + Value type: + Definition: phandle to the regulator VDD supply node. + +- vdda1p8-supply: + Value type: + Definition: phandle to the regulator 1.8V supply node. + +- vdda3p3-supply: + Value type: + Definition: phandle to the regulator 3.3V supply node. + +- qcom,vdd-voltage-level: + Value type: + Definition: This is a list of three integer values where + each value corresponding to voltage corner in uV. + +Optional properties: + +- qcom,init-seq: + Value type: + Definition: Should contain a sequence of tuples to + program 'value' into phy register at 'offset' with 'delay' + in us afterwards. + +Optional child nodes: + +- The link to the USB connector should be modeled using the OF graph bindings + specified in bindings/graph.txt. + +Example: + + phy@7a000 { + compatible = "qcom,qcs404-usb-hsphy"; + reg = <0x7a000 0x200>; + #phy-cells = <0>; + clocks = <&rpmcc RPM_SMD_LN_BB_CLK>, + <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>, + <&gcc GCC_USB2A_PHY_SLEEP_CLK>; + clock-names = "ref", "phy", "sleep"; + resets = <&gcc GCC_USB_HS_PHY_CFG_AHB_BCR>, + <&gcc GCC_USB2A_PHY_BCR>; + reset-names = "phy", "por"; + vdd-supply = <&vreg_l4_1p2>; + vdda1p8-supply = <&vreg_l5_1p8>; + vdda3p3-supply = <&vreg_l12_3p3>; + qcom,vdd-voltage-level = <0 1144000 1200000>; + qcom,init-seq = <0xc0 0x01 0>, + <0xe8 0x0d 0>, + <0x74 0x12 0>, + <0x98 0x63 0>, + <0x9c 0x03 0>, + <0xa0 0x1d 0>, + <0xa4 0x03 0>, + <0x8c 0x23 0>, + <0x78 0x08 0>, + <0x7c 0xdc 0>, + <0x90 0xe0 20>, + <0x74 0x10 0>, + <0x90 0x60 0>; + + port { + ep_usb_phy: endpoint { + remote-endpoint = <&ep_usb_con>; + }; + }; + };