From patchwork Tue Mar 19 17:00:00 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rui Miguel Silva X-Patchwork-Id: 160585 Delivered-To: patch@linaro.org Received: by 2002:a02:5cc1:0:0:0:0:0 with SMTP id w62csp4106411jad; Tue, 19 Mar 2019 10:00:20 -0700 (PDT) X-Google-Smtp-Source: APXvYqz4dj9u2se1EbUgXGizB3JWMp/2CWx3zjvAwed8FdIQTn1l2yvFjmZhRS6Oa7CBIRnEe/2l X-Received: by 2002:a17:902:e60e:: with SMTP id cm14mr3069115plb.192.1553014820585; Tue, 19 Mar 2019 10:00:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553014820; cv=none; d=google.com; s=arc-20160816; b=vdUfjuyUsJyTHfjPzhMBuLiLAhemTRXz3Zvuq8dq5a2LdmtJw+AhdtKbkV6M+4Hf3W 7DCsrkarfUr9NmPf3uj8JC1hvlfXRZd5CG73GSLVc31QOr0/XHwNbcJBFBcFjkI+4bxu +ZZ6DUIkLEWwGjTviihmMHoe8HJhU7gznZKxALCdXkIW7Wqltl0R/6OrhQbasX+D7FeP WVbqyhy7nfXtPI95mkrOiLEldfq9EuTaExmMdDvUjoq999oUi7/A3lHiho0sjBaX6AhR v6qcJeUHK8KXOH8UujTm3VeYEVaPfq+EwLe0fpEj5T0kYLxaJiTkUexgtId+sIryAnB3 pZYA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Km9F0+MNLg3bsKJa/pUludwKxgF0kSDjShLunfY0CCM=; b=vO8kieiCErunNLj5jiBpcNI5PIsSUgUQn5YWkL6oJQH5F0mm+AFaqL3rR7VsIEURRK oVlrYW61BgrZeh2GiRlSDuPpbIUmQF6LQqZfumlCo75Qkyha/1SacrdmIzPQbYT/HjVE OO+WnWHtl5bup05c2z/xsCxP0LCVnpG09V0sOrAI9mPUDtk0Yf70MmaYepR+BJEIDAoh 7rSRDrh1uEs84l+PHGwUqH17n1DrBn75FkluQrMFLQ4no478GeIxy2TTmhaP9G+KXxhT wbXECQgaBG8Xx/XvXYmWP2HWCpqw3WFsn0jGyZAc4o4d552sRucIoKSfmLn2Km8RbMmZ x5CA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=C5UTFazL; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o6si11257341pgk.470.2019.03.19.10.00.20; Tue, 19 Mar 2019 10:00:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=C5UTFazL; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727069AbfCSRAU (ORCPT + 7 others); Tue, 19 Mar 2019 13:00:20 -0400 Received: from mail-wm1-f66.google.com ([209.85.128.66]:40284 "EHLO mail-wm1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726860AbfCSRAT (ORCPT ); Tue, 19 Mar 2019 13:00:19 -0400 Received: by mail-wm1-f66.google.com with SMTP id u10so14801722wmj.5 for ; Tue, 19 Mar 2019 10:00:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Km9F0+MNLg3bsKJa/pUludwKxgF0kSDjShLunfY0CCM=; b=C5UTFazLnDsT15H5bqlk4QG/UWGQA7es3l8+qJTAePflzJZ9Ar/V7m9G2sr3nAGY/D mh8/d5nbzG0xd42/J7562G8Ueq9ZM2pKzWaqs7gNF0NKRRuS69fqxIoaZ7fSWDS3EXN0 efZgM72bDRerBaC/Io23k5nEMeYoBQLGIQkirkf0LBcZ+4ma+NJXlBC2bRTCbzjuqUia ls+qzqdFEFUjFgukLGQxGsaBzN4dfcM+GwmORtRPWPwyxSo0mLNwGICDi5HfaxO+507e NjA4nFqmbapDV2OHL3Uj1Ou9NiUcQvztKArH8ZcJV8Z053Z7xkbSpGK7fL6jiqfZgHRo tTVQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Km9F0+MNLg3bsKJa/pUludwKxgF0kSDjShLunfY0CCM=; b=j2dbcSI21wn0dNALaZviA7Ykt3iwi5ZqdhMMPth85MSHPic9slTqjN/00AcpLLHUhW Vl5oMlmXfdBK7Aul3szS/Abcn+8xRRmsJyerRRMBFhHwNwQ8b7xCDTDPYk/jYDpvc1PG xp9JRCQiW0iWaNE8+aMkOsIw2Qcjji2/8K7oHR40i++Hh8cNrt7ls2ARcHnmTmtUyvyh 7HVi4q49jg53qCfnDwji5F8PVk0ixxobiL6Xn/02xfa+xbodar3hvPbq9Kbzs+qfAEIm Qg8++JvUnPqpkFOSCw6JLJQrAfhvhy5wkKSYpENLzuHF75uqBij/ZAoLc44LxvqNJ9U1 2jyg== X-Gm-Message-State: APjAAAUieGL8lz1OMhANdiBYUIkoCeM501bq44VjeXq2wje5R8KQcFlK mXSjioqboHKniC38IIdozVu0wi77Jlo= X-Received: by 2002:a7b:cb1a:: with SMTP id u26mr4742481wmj.46.1553014818077; Tue, 19 Mar 2019 10:00:18 -0700 (PDT) Received: from arch-late.local (a109-49-46-234.cpe.netcabo.pt. [109.49.46.234]) by smtp.gmail.com with ESMTPSA id l4sm9479711wrf.35.2019.03.19.10.00.16 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 19 Mar 2019 10:00:17 -0700 (PDT) From: Rui Miguel Silva To: Shawn Guo , Rob Herring , Fabio Estevam Cc: Laurent Pinchart , devicetree@vger.kernel.org, Rui Miguel Silva , Philipp Zabel Subject: [PATCH 2/5] ARM: dts: imx7s: add multiplexer controls Date: Tue, 19 Mar 2019 17:00:00 +0000 Message-Id: <20190319170003.21261-3-rui.silva@linaro.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190319170003.21261-1-rui.silva@linaro.org> References: <20190319170003.21261-1-rui.silva@linaro.org> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The IOMUXC General Purpose Register has bitfield to control video bus multiplexer to control the CSI input between the MIPI-CSI2 and parallel interface. Add that register and mask. Signed-off-by: Rui Miguel Silva Reviewed-by: Philipp Zabel --- arch/arm/boot/dts/imx7s.dtsi | 9 ++++++++- 1 file changed, 8 insertions(+), 1 deletion(-) -- 2.21.0 diff --git a/arch/arm/boot/dts/imx7s.dtsi b/arch/arm/boot/dts/imx7s.dtsi index 9a680d3d6424..792efcd2caa1 100644 --- a/arch/arm/boot/dts/imx7s.dtsi +++ b/arch/arm/boot/dts/imx7s.dtsi @@ -497,8 +497,15 @@ gpr: iomuxc-gpr@30340000 { compatible = "fsl,imx7d-iomuxc-gpr", - "fsl,imx6q-iomuxc-gpr", "syscon"; + "fsl,imx6q-iomuxc-gpr", "syscon", + "simple-mfd"; reg = <0x30340000 0x10000>; + + mux: mux-controller { + compatible = "mmio-mux"; + #mux-control-cells = <0>; + mux-reg-masks = <0x14 0x00000010>; + }; }; ocotp: ocotp-ctrl@30350000 {