From patchwork Wed Jun 12 04:45:33 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 166506 Delivered-To: patch@linaro.org Received: by 2002:a92:4782:0:0:0:0:0 with SMTP id e2csp3206010ilk; Tue, 11 Jun 2019 21:45:43 -0700 (PDT) X-Google-Smtp-Source: APXvYqzR3odMo13rJvkvMVbG8hMYCJFQfPSFcNfJD4CPkIgBMEkBrq0ce6tUQ+jWG7+tNWUg2NX7 X-Received: by 2002:a17:90a:898e:: with SMTP id v14mr30835899pjn.119.1560314743282; Tue, 11 Jun 2019 21:45:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1560314743; cv=none; d=google.com; s=arc-20160816; b=CA6j1NCJwUOQHtpAW1JkJ96DlKi2I9bT1ssna96JBU/73EjncSVGHOIy0z/RcDT34c sfBP9LFnG/jmcwzXVG41zpc2/qNH6EqIkP7gSP1uNQnAD1Fsq7E+ic/U6LUuRzzSNKhP DcOILXCpTUuV2i3c1BOCA1yBxlC4D98hLhxVyM0WadWaBeoqUGXyNXYHUYGCAAQoS/77 692W6k6ZNn6feg0wQ9EAcw3mTytue0dvXtTZ0AqB7WHSajaOO6TE8N8BRqyqk0flnFX1 5OVBLeJZmI7E6tDJCK2BVdQCkKT96CrT222G1lu9XcGlw85uHTE2CKvmNslhBbV+1avu v/cA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:to:references:in-reply-to:message-id:date :subject:cc:from:dkim-signature; bh=bVli2yr8eO0K7ILXstIjswO8Yta29DR9SyYFw4Rhlss=; b=Datgs8JrNri1Z7SSfFJpuuQmM2ClxQeOrmhRGvifGQawgNfGs4HxgBeejjDZQr+Zi5 3SocSUugBa3d59CK1n7xd6GafasFQWE5JBJXe+p8MlIzUyiGFwE7pZK5AuehveOjaUwm h6148CIJoe7UbcbnYykrpcoM0KqLtYgtajkBJ1EiV28/S7aa7LKasWuFbIa8327GveTT OI3RVjnVuFJ98AbC7xjXXzlwssDIQK8BlC2QXQvAGo8MaF4GH9AQ2KGP7FCwxEgUVKN4 DJ7ghk5+5FBxScmqqmx/mjvCq0JeJJpm3sp/qIPeKkmCfP7R+FUK1OhGuwHlWRaihh+r aMcg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=B2iFFkrK; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 1si12861544pld.6.2019.06.11.21.45.43; Tue, 11 Jun 2019 21:45:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=B2iFFkrK; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727384AbfFLEpm (ORCPT + 8 others); Wed, 12 Jun 2019 00:45:42 -0400 Received: from mail-pg1-f195.google.com ([209.85.215.195]:46738 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729933AbfFLEpl (ORCPT ); Wed, 12 Jun 2019 00:45:41 -0400 Received: by mail-pg1-f195.google.com with SMTP id v9so6484669pgr.13 for ; Tue, 11 Jun 2019 21:45:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=bVli2yr8eO0K7ILXstIjswO8Yta29DR9SyYFw4Rhlss=; b=B2iFFkrKRR2C97mWsP+TwkQCNjPS1UdDCOxH7QUNe03LqOIoezvS25bnRTzmjzBTbC lEI5DuqgP3l+yCRRlaDN3+tlTZy7enJGppcIVc1LJcluULHWDAAKQdmhf3zgQbFSnzML /ENrC+DQw+NZFL/wKv90PtaFLrD5y/XcQ6eaVBuxHUuovlyQyPyrVAwe69l0lyjM+hED akRvPutce9Y/vA11LI2GC2ZYkqRldvDyF5P3n8FfDZeiIgsAoVOjjqASMtsvMcDD1ioE NP+KVoQDrztYahZ8F7RyluOPbzF4ltj7U/F4esZucpV+VuAgSq3k5efMuOb1O3YfYIvr cAmg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=bVli2yr8eO0K7ILXstIjswO8Yta29DR9SyYFw4Rhlss=; b=b+r/SxAE6tExl59c7vT7qe8BkIUxm5tyhlO8WkmjJg2GtrdzwT+K0AafKPETtgAV7l vwmo3y894YFsnGTmQf5zTgRJwnsSSWKnWCuOFXuidBDtg5vmUW1qP5UYY6Ozg8z/PG2Q E1TAmhXZC2YNj9VTkInz0FG94ifeQtFUySXcY1FCarLOoQkkJfBICJhO5JsEit+BvxeK Y6MTxeMiYjR8a/47E80CLHWcZ/zPBA+gQtd/ZHJA6/ZxWWjp2o/G+YhKNsxf3vUKZBa5 ErjyDyq47QYysWFzPOIoKfzOCudQcyeR/KNKflwYKj0tPydEVk+tSUNICd7XcYEQB20G UJ0A== X-Gm-Message-State: APjAAAX/5pZtlIDwauGbYsTJJH5mei5IQ6j5H7qxPb5tn7Pt1ORVetQG /erY3yz9TU4bZcugN4yDCnZqCQ== X-Received: by 2002:a17:90a:a407:: with SMTP id y7mr30748501pjp.97.1560314740121; Tue, 11 Jun 2019 21:45:40 -0700 (PDT) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id z126sm17129194pfb.100.2019.06.11.21.45.39 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 11 Jun 2019 21:45:39 -0700 (PDT) From: Bjorn Andersson Cc: Andy Gross , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v9 1/4] dt-bindings: soc: qcom: Add AOSS QMP binding Date: Tue, 11 Jun 2019 21:45:33 -0700 Message-Id: <20190612044536.13940-2-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20190612044536.13940-1-bjorn.andersson@linaro.org> References: <20190612044536.13940-1-bjorn.andersson@linaro.org> To: unlisted-recipients:; (no To-header on input) Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add binding for the QMP based side-channel communication mechanism to the AOSS, which is used to control resources not exposed through the RPMh interface. Reviewed-by: Rob Herring Reviewed-by: Vinod Koul Signed-off-by: Bjorn Andersson --- Changes since v8: - None .../bindings/soc/qcom/qcom,aoss-qmp.txt | 81 +++++++++++++++++++ include/dt-bindings/power/qcom-aoss-qmp.h | 14 ++++ 2 files changed, 95 insertions(+) create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt create mode 100644 include/dt-bindings/power/qcom-aoss-qmp.h -- 2.18.0 diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt b/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt new file mode 100644 index 000000000000..954ffee0a9c4 --- /dev/null +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt @@ -0,0 +1,81 @@ +Qualcomm Always-On Subsystem side channel binding + +This binding describes the hardware component responsible for side channel +requests to the always-on subsystem (AOSS), used for certain power management +requests that is not handled by the standard RPMh interface. Each client in the +SoC has it's own block of message RAM and IRQ for communication with the AOSS. +The protocol used to communicate in the message RAM is known as Qualcomm +Messaging Protocol (QMP) + +The AOSS side channel exposes control over a set of resources, used to control +a set of debug related clocks and to affect the low power state of resources +related to the secondary subsystems. These resources are exposed as a set of +power-domains. + +- compatible: + Usage: required + Value type: + Definition: must be "qcom,sdm845-aoss-qmp" + +- reg: + Usage: required + Value type: + Definition: the base address and size of the message RAM for this + client's communication with the AOSS + +- interrupts: + Usage: required + Value type: + Definition: should specify the AOSS message IRQ for this client + +- mboxes: + Usage: required + Value type: + Definition: reference to the mailbox representing the outgoing doorbell + in APCS for this client, as described in mailbox/mailbox.txt + +- #clock-cells: + Usage: optional + Value type: + Definition: must be 0 + The single clock represents the QDSS clock. + +- #power-domain-cells: + Usage: optional + Value type: + Definition: must be 1 + The provided power-domains are: + CDSP state (0), LPASS state (1), modem state (2), SLPI + state (3), SPSS state (4) and Venus state (5). + += SUBNODES +The AOSS side channel also provides the controls for three cooling devices, +these are expressed as subnodes of the QMP node. The name of the node is used +to identify the resource and must therefor be "cx", "mx" or "ebi". + +- #cooling-cells: + Usage: optional + Value type: + Definition: must be 2 + += EXAMPLE + +The following example represents the AOSS side-channel message RAM and the +mechanism exposing the power-domains, as found in SDM845. + + aoss_qmp: qmp@c300000 { + compatible = "qcom,sdm845-aoss-qmp"; + reg = <0x0c300000 0x100000>; + interrupts = ; + mboxes = <&apss_shared 0>; + + #power-domain-cells = <1>; + + cx_cdev: cx { + #cooling-cells = <2>; + }; + + mx_cdev: mx { + #cooling-cells = <2>; + }; + }; diff --git a/include/dt-bindings/power/qcom-aoss-qmp.h b/include/dt-bindings/power/qcom-aoss-qmp.h new file mode 100644 index 000000000000..ec336d31dee4 --- /dev/null +++ b/include/dt-bindings/power/qcom-aoss-qmp.h @@ -0,0 +1,14 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* Copyright (c) 2018, Linaro Ltd. */ + +#ifndef __DT_BINDINGS_POWER_QCOM_AOSS_QMP_H +#define __DT_BINDINGS_POWER_QCOM_AOSS_QMP_H + +#define AOSS_QMP_LS_CDSP 0 +#define AOSS_QMP_LS_LPASS 1 +#define AOSS_QMP_LS_MODEM 2 +#define AOSS_QMP_LS_SLPI 3 +#define AOSS_QMP_LS_SPSS 4 +#define AOSS_QMP_LS_VENUS 5 + +#endif