From patchwork Mon Sep 28 15:13:14 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Leizhen \(ThunderTown\)" X-Patchwork-Id: 313664 Delivered-To: patch@linaro.org Received: by 2002:a92:5ad1:0:0:0:0:0 with SMTP id b78csp3393756ilg; Mon, 28 Sep 2020 08:18:28 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyZSRxc3F3Nv8/aKeNPRyqUVcY/fKodhdhfKD7H67b8U03YgEyrVUWpB79Mvr9RqmoTZ3+B X-Received: by 2002:aa7:c3c8:: with SMTP id l8mr2396457edr.368.1601306308583; Mon, 28 Sep 2020 08:18:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1601306308; cv=none; d=google.com; s=arc-20160816; b=VKT0YGUORjEC1cQ7tBkZ5TQ7NiPL9RO/O6EtKrBQr5oz25M5gK3Yu2lqMLIVvVWzYw 3z4RIRZeGouzWAUT0/2cAZ4W/IPf14hqUnD7JR1zvzrj2uVpUcCSZWmaT9zhqroD7Bph U1s1RnmRAC72u++5+l0z+eOHXioJdxH7y1tSw7oaMpJiBfo9k87Fc131BfE0vo/TGAIU F9e6jjwDuusr+V/rNVId00mLS+PywXKEpLk7HNj+3ex2W1gxh+X9tELNC965bhcGZm2x 0r7S8lAHzw2UXFy0yfieZHk7UeLCyFfvv8lpQHok9buLPxalzgxsSGSoYCcgkqxtzfut vlJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=owgyuoxnugFY3/sN62qjXxGNdHk6VA3E8jY/B1aA4NU=; b=ZOVDLNi59L3DEsphWTo13jDKYqnNb7kdbCdVbwSzRI0T2pCr5o2/mBUvts1Z5O4tfM rSJ+WF0OvvLplWt0a4k/N147BzytUZangLPuOrdR2HjOUenj3H+mNavfsHj6jOtKVkHH oPCvnNbXOD2SYnO9/607PwrDH8NbhPsHfcOj+/+puO3lSUPVr0jti86BuKycrflQRgku N86TYrQRtyaZfIm6JrfhQ4JXN+eGhEQOsN7EfJQgijLzo2gNCLHHzIGj2+QStEpBmqmA O74L0FDEIkjNqjdAQllI4uN7B/Er73N7vLM8O8kof7PLEhjp94lnfBfQZBOpJZYOCZ+8 JT+g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l18si864473edw.354.2020.09.28.08.18.28; Mon, 28 Sep 2020 08:18:28 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726865AbgI1PS0 (ORCPT + 6 others); Mon, 28 Sep 2020 11:18:26 -0400 Received: from szxga04-in.huawei.com ([45.249.212.190]:14759 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726629AbgI1PRb (ORCPT ); Mon, 28 Sep 2020 11:17:31 -0400 Received: from DGGEMS408-HUB.china.huawei.com (unknown [172.30.72.58]) by Forcepoint Email with ESMTP id B8AABE3B29F1C90710DA; Mon, 28 Sep 2020 23:17:24 +0800 (CST) Received: from thunder-town.china.huawei.com (10.174.177.253) by DGGEMS408-HUB.china.huawei.com (10.3.19.208) with Microsoft SMTP Server id 14.3.487.0; Mon, 28 Sep 2020 23:17:15 +0800 From: Zhen Lei To: Wei Xu , Rob Herring , "Jonathan Cameron" , devicetree , linux-arm-kernel , linux-kernel CC: Zhen Lei , Libin , Kefeng Wang Subject: [PATCH v4 10/20] dt-bindings: arm: hisilicon: convert hisilicon, cpuctrl bindings to json-schema Date: Mon, 28 Sep 2020 23:13:14 +0800 Message-ID: <20200928151324.2134-11-thunder.leizhen@huawei.com> X-Mailer: git-send-email 2.26.0.windows.1 In-Reply-To: <20200928151324.2134-1-thunder.leizhen@huawei.com> References: <20200928151324.2134-1-thunder.leizhen@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.174.177.253] X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Convert the Hisilicon CPU controller binding to DT schema format using json-schema. Signed-off-by: Zhen Lei --- .../arm/hisilicon/controller/hisilicon,cpuctrl.txt | 8 ------- .../hisilicon/controller/hisilicon,cpuctrl.yaml | 28 ++++++++++++++++++++++ 2 files changed, 28 insertions(+), 8 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.txt create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.yaml -- 1.8.3 diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.txt b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.txt deleted file mode 100644 index ceffac537671668..000000000000000 --- a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.txt +++ /dev/null @@ -1,8 +0,0 @@ -Hisilicon CPU controller - -Required properties: -- compatible : "hisilicon,cpuctrl" -- reg : Register address and size - -The clock registers and power registers of secondary cores are defined -in CPU controller, especially in HIX5HD2 SoC. diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.yaml b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.yaml new file mode 100644 index 000000000000000..05b97e0bc35b090 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.yaml @@ -0,0 +1,28 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/hisilicon/controller/hisilicon,cpuctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Hisilicon CPU controller + +maintainers: + - Wei Xu + +description: | + The clock registers and power registers of secondary cores are defined + in CPU controller, especially in HIX5HD2 SoC. + +properties: + compatible: + items: + - const: hisilicon,cpuctrl + + reg: + description: Register address and size + maxItems: 1 + +required: + - compatible + - reg +...