From patchwork Mon Oct 12 13:17:31 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Leizhen \(ThunderTown\)" X-Patchwork-Id: 317629 Delivered-To: patch@linaro.org Received: by 2002:a92:d603:0:0:0:0:0 with SMTP id w3csp4616477ilm; Mon, 12 Oct 2020 06:19:38 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxWvoUTAX9mdIRJPgbjQn11V44k4RQsRcCBvxQ3Fz5/8k8LuA+48Re/stSUgwuJiU+S6quQ X-Received: by 2002:a1c:48d4:: with SMTP id v203mr7880635wma.122.1602508778317; Mon, 12 Oct 2020 06:19:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1602508778; cv=none; d=google.com; s=arc-20160816; b=qsDdEP3SsobrN7qUdwGUrxLGuzdJBGzzdVbZ9wcfLcS2N7lA+iHKR7JcSXVlnPNqSL vQv0i4OPxzVivXE41MEwBh/z+oftUyQiD3XPQKk99mtUxpzibVUMXtOvTDF2cG2pCooD mAtoQHHEzRjcVmAp8T6Jm2SFw4pB8IvfFSWj+LVwE+VUKyIfV11yHIMhbECz2kJxTKFv cuRUhnPIR9XJoKbfhd6p89YvLtOx/Y1XUTdJgirR4k8sF6V+Wnrp/zm2Mp5ER0+7B4GK lIhqKwMRQ/dqmwHxzXSwBsvIz8IrhE22GUbeE8LDOw4E2Jtb5pCNymBd8/F8e7fS4evk p/VQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=CtDBQjyGT+/JXLHN8bJosr+PybASq67gXMTVILQ5XcQ=; b=Td8copo0JBmTA0FTDsNKR7g5m/hL1W5CJg6lB8bv/CxBOvmdPVedIhXqOjJ00bmRFi NTCWoXQ1V06LZlOYc9TpR6MW1JePDkDOPZWScVY65adXLYJCf4dzQkxOb7jteQlAIrpB KIklm/y4kMgJi3U1VMy8bskGPrCh1Zo/P01fAgJnLQcnMhK6ydYektD/HXL3UU0xSbcU 42tAn+Gbtg9zY2Y7WX6FZmeRG/r2Cz0uj7lyXBaCR1xV6IALT0NLed2wXZlHFlv7Qqq7 UhM0HGqSGPrWPVk3870BV1h5gACcMMgZI1mWSI/0SFqPUVO4qxu1XDsC46az3spDA21A VgTg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a2si11836700edr.352.2020.10.12.06.19.38; Mon, 12 Oct 2020 06:19:38 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388887AbgJLNTg (ORCPT + 6 others); Mon, 12 Oct 2020 09:19:36 -0400 Received: from szxga07-in.huawei.com ([45.249.212.35]:41240 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S2388218AbgJLNTc (ORCPT ); Mon, 12 Oct 2020 09:19:32 -0400 Received: from DGGEMS405-HUB.china.huawei.com (unknown [172.30.72.60]) by Forcepoint Email with ESMTP id AC974AEEC860769E8AED; Mon, 12 Oct 2020 21:19:30 +0800 (CST) Received: from thunder-town.china.huawei.com (10.174.177.134) by DGGEMS405-HUB.china.huawei.com (10.3.19.205) with Microsoft SMTP Server id 14.3.487.0; Mon, 12 Oct 2020 21:19:24 +0800 From: Zhen Lei To: Wei Xu , Rob Herring , devicetree , linux-arm-kernel , linux-kernel CC: Zhen Lei Subject: [PATCH 03/11] arm64: dts: hisilicon: write the values of property-units into a uint32 array Date: Mon, 12 Oct 2020 21:17:31 +0800 Message-ID: <20201012131739.1655-4-thunder.leizhen@huawei.com> X-Mailer: git-send-email 2.26.0.windows.1 In-Reply-To: <20201012131739.1655-1-thunder.leizhen@huawei.com> References: <20201012131739.1655-1-thunder.leizhen@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.174.177.134] X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Use <> to separate the values of property-units will be treated as multiple arrays. The errors similar to the following will be reported by property-units.yaml. ufs@ff3c0000: freq-table-hz: [[0, 0], [0, 0]] is too long Signed-off-by: Zhen Lei --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 3 ++- arch/arm64/boot/dts/hisilicon/hi3670.dtsi | 3 ++- arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi | 9 ++++----- 3 files changed, 8 insertions(+), 7 deletions(-) -- 1.8.3 diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 994140fbc916eea..3f6b1715835af06 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -1045,7 +1045,8 @@ clocks = <&crg_ctrl HI3660_CLK_GATE_UFSIO_REF>, <&crg_ctrl HI3660_CLK_GATE_UFSPHY_CFG>; clock-names = "ref_clk", "phy_clk"; - freq-table-hz = <0 0>, <0 0>; + freq-table-hz = <0 0 + 0 0>; /* offset: 0x84; bit: 12 */ resets = <&crg_rst 0x84 12>; reset-names = "rst"; diff --git a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi index 2dcffa3ed2189eb..668977d1acba94c 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi @@ -667,7 +667,8 @@ clocks = <&crg_ctrl HI3670_CLK_GATE_UFSIO_REF>, <&crg_ctrl HI3670_CLK_GATE_UFS_SUBSYS>; clock-names = "ref_clk", "phy_clk"; - freq-table-hz = <0 0>, <0 0>; + freq-table-hz = <0 0 + 0 0>; /* offset: 0x84; bit: 12 */ resets = <&crg_rst 0x84 12>; reset-names = "rst"; diff --git a/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi b/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi index 12bc1d3ed4243f5..993998ac27c503c 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi @@ -91,11 +91,10 @@ gmacphyrst: reset-controller { compatible = "ti,syscon-reset"; #reset-cells = <1>; - ti,reset-bits = - <0xcc 12 0xcc 12 0 0 (ASSERT_CLEAR | - DEASSERT_SET|STATUS_NONE)>, - <0xcc 13 0xcc 13 0 0 (ASSERT_CLEAR | - DEASSERT_SET|STATUS_NONE)>; + ti,reset-bits = < + 0xcc 12 0xcc 12 0 0 (ASSERT_CLEAR | DEASSERT_SET | STATUS_NONE) + 0xcc 13 0xcc 13 0 0 (ASSERT_CLEAR | DEASSERT_SET | STATUS_NONE) + >; }; };