From patchwork Thu Jan 28 17:52:24 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 372617 Delivered-To: patch@linaro.org Received: by 2002:a02:a60d:0:0:0:0:0 with SMTP id c13csp1484417jam; Thu, 28 Jan 2021 09:54:18 -0800 (PST) X-Google-Smtp-Source: ABdhPJzypw0XYIN27S/UDHFd1QnY8GTY4pX/cq37xtgftZ+MlO31c4H2VkSlF+0JqfrtiwXvOv6K X-Received: by 2002:a50:ee94:: with SMTP id f20mr852218edr.222.1611856458409; Thu, 28 Jan 2021 09:54:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611856458; cv=none; d=google.com; s=arc-20160816; b=AyTgVEu+glpidoNYjUyw1gPPLlqRbK9UDSFGrzHeM/elwFZhPhgBpup3ldKcCNMtNK H1rCRXaTPnKqykrkbPpi4S9ls2FdfoKBkYrFmgPZQafxAwCDmdTs4V/30x3jig1Du7S8 uHNh2yUQPejuqw+aoGk6lPojLgjFGre/N8uLjpbMfMbX9Cd+r84Eln76ibaGaiUeYAvK Cw0CduZJaH+u5kUzFs8AXKxuYP+2OFUzA7SOaItByYfyvLIITKJx0RBvgb1eP1bv5FKO DGLj0c3qyBOjD9x3rO9EyUuG9snE3gnzPBaZ0LDfOm+j5o29ONYy73ecgv588gVO4MAk 1jyg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=YhHWk0hpFtEKwreT9I82hjXdPuDIowSRXuqfI7wusBw=; b=F1qvLyzW4dZApLfAworsO9AkLcdrUBCO6GU9AVbpzHoYaAk19ig2rvoTQv+jCHKhCm J0u/Z7yrcDdn1lgPPdnlvhn86Uz5nIT0c1cxj0vAk4uij8SCAmMCohAv3O1QUY+quE6l mldm7KWon6cm+yxybvuBrr2tdjrGsYZLO8ZuaYX5Tm7h2FdO6jgSVoJwBjTXOSEGHXLE Uoj5Hd2KmN3WICMBfOgMg3ZCt5OL3vO1HjKyP2papRvAUdGFUbKUMirGvspXsG90XXQ2 hB9XVa4+5qB95vlS4HxwdW0HB8sbHM/vBOnVHRMgkLX/zhYe15RQS4UuWm2GR7fFJrF4 RXLQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=R9YeBg0D; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bs19si3370475edb.212.2021.01.28.09.54.18; Thu, 28 Jan 2021 09:54:18 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=R9YeBg0D; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231262AbhA1Rxz (ORCPT + 6 others); Thu, 28 Jan 2021 12:53:55 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58638 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231194AbhA1Rxt (ORCPT ); Thu, 28 Jan 2021 12:53:49 -0500 Received: from mail-lf1-x12f.google.com (mail-lf1-x12f.google.com [IPv6:2a00:1450:4864:20::12f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 71125C061353 for ; Thu, 28 Jan 2021 09:52:40 -0800 (PST) Received: by mail-lf1-x12f.google.com with SMTP id b2so8792739lfq.0 for ; Thu, 28 Jan 2021 09:52:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=YhHWk0hpFtEKwreT9I82hjXdPuDIowSRXuqfI7wusBw=; b=R9YeBg0DyiIE6kJi5OD9vsC7mHNBKj6kk1eTAc5k+ISlrHTzWAW7L+3rGlBeSJ0wX+ aLIU2JTcNa7f/gU1Z94ZetMvrp1C5f+WiaP7yjejfeMwdg86tjMc8go0VwR7UnIl7mvl hCK860uG9MqhEI/MOj1Hy58cWxTE2DelBPtkH0QEHV2qfuLrAIQi/Q+B7cHXc0ctqYuK yzruaO5j7WuAIqxJo8kfGNupvaV6G7N4sebSgIbH5Tdb1E8xWsCVcDvdimdzqx84hNwv +F/6oW36Y6CJ+rjkZkCICnJwRvn+ATN+WgjQN3cZ6DD/dGNhsTT/zelpkldhbNGw2zUP PU6g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=YhHWk0hpFtEKwreT9I82hjXdPuDIowSRXuqfI7wusBw=; b=ss3PiseSVj1p8DJET4vK4X2nc81pHAaDeyfTetunSN56gHyYRaemUhbqteSt+xL2b6 05FSlZb3/wlo+zafuewgTdPi0znZefDAyjh7HJtdPhKHFZfzjTowLX2aphsn7UgGbYqT sancnVeJqEujuw2OJi5MXnSIv3a9JvihXYYuoy3fSZn+IsJd9m1fpVU3GQT9yhUA8iz/ Pi0BJBBPQ9mNYLpHVesqWiaah6id58sQENlFKElLlxqmIWKGj1Rv7QIUN/OUNHSMzbAM vcuBW60n5j01adcZi+mrX4et6UucKNngHhRyPVSegscD+7iYX1wExmq2GwrKFirRN+81 HWfg== X-Gm-Message-State: AOAM533n2Z4L9lAyAZH/lP5xwtNDyl7813Xw6Y6fPmrNL4WCMzj8v+AA zE8XtNKhQV938SVodhhEDO6T5Q== X-Received: by 2002:ac2:44db:: with SMTP id d27mr118897lfm.248.1611856358975; Thu, 28 Jan 2021 09:52:38 -0800 (PST) Received: from eriador.lan ([94.25.229.83]) by smtp.gmail.com with ESMTPSA id w10sm2216119ljj.37.2021.01.28.09.52.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Jan 2021 09:52:38 -0800 (PST) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Arnd Bergmann , Greg Kroah-Hartman , Stanimir Varbanov , Lorenzo Pieralisi , Bjorn Helgaas Cc: linux-arm-msm@vger.kernel.org, Manivannan Sadhasivam , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org Subject: [PATCH v2 4/5] arm64: dtb: qcom: qrb5165-rb5: add bridge@0, 0 to power up qca6391 chip Date: Thu, 28 Jan 2021 20:52:24 +0300 Message-Id: <20210128175225.3102958-5-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20210128175225.3102958-1-dmitry.baryshkov@linaro.org> References: <20210128175225.3102958-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org If QCA6391 chip (connected to PCIe0) is not powered at the PCIe probe time, PCIe0 bus probe will timeout and the device will not be detected. So use qca6391 as pcie0's bridge power-domain. This allows us to make sure that QCA6391 chip is powered on before PCIe0 probe happens. Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/qrb5165-rb5.dts | 12 ++++++++++++ 1 file changed, 12 insertions(+) -- 2.29.2 diff --git a/arch/arm64/boot/dts/qcom/qrb5165-rb5.dts b/arch/arm64/boot/dts/qcom/qrb5165-rb5.dts index 2b0c1cc9333b..b39a9729395f 100644 --- a/arch/arm64/boot/dts/qcom/qrb5165-rb5.dts +++ b/arch/arm64/boot/dts/qcom/qrb5165-rb5.dts @@ -581,6 +581,18 @@ &pcie0 { wake-gpio = <&tlmm 81 GPIO_ACTIVE_HIGH>; pinctrl-names = "default"; pinctrl-0 = <&pcie0_default_state>; + + bridge@0,0 { + compatible = "pci17cb,010b"; + reg = <0 0 0 0 0>; + + #address-cells = <3>; + #size-cells = <2>; + #interrupt-cells = <1>; + + /* Power on QCA639x chip sitting behind this bridge. */ + power-domains = <&qca6391>; + }; }; &pcie0_phy {