From patchwork Mon Aug 23 09:56:01 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shawn Guo X-Patchwork-Id: 501540 Delivered-To: patch@linaro.org Received: by 2002:a02:6f15:0:0:0:0:0 with SMTP id x21csp2019969jab; Mon, 23 Aug 2021 02:56:26 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwIrgUer8k+4p6AmrJfybGVRzUKBNHwNQF1OOA3r8qHs4BMluo9prHezI+6StfyrWONaTZ0 X-Received: by 2002:a05:6402:2751:: with SMTP id z17mr10271549edd.290.1629712586263; Mon, 23 Aug 2021 02:56:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629712586; cv=none; d=google.com; s=arc-20160816; b=dwiKxjqZFyS+STg3XFqFb0kQar3xnnqDzZJPM+rQ6KJsAF07VOXlD8GJTY1AvoMSM8 p5EdamTvu1GMk9Cycmh4a1HF+B3tZcJhYpzEJ9xDFSmTwiDw02AMxpVzsXf1UkHMMgvl 4aGAE8YO6lhUDqJyAhNgx5s0niC2KShVGY32ya7tw+RYaescna4/jt6eg/dH6lGdbCx9 fONCt2PRlnvzf+7tNfTqyBgRZJ+2zlqdEYZ6QPaqrzCle/qx8bhlkqW9LkSQqqztWRzo ibaNsjSp/ft+tx+AAMtJs4DJicp+Fkz3Iy2HI0kNj4kVwmBWJqo1hsDLE2iFpm57vUOo kuYQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=9ZeBnnHmrDX1DWbaqOnNymOQXq0AvS6DifxDoxvu4dA=; b=eQXBZchWrCOhDJkooCOuucIY/NSafk6Hy0W1m/z20c82lP1p0tGPYsTaiTlbnIEG9Q S2QklN0smtbZBZX5RXF0RNbp8T1xuDLeN3zmYq0yh5pWyQ93y/aXYUOlcXJi+n1nGe4s SetjK3nzLciExuszT7KUxZAbzL1uSanG+LyzU1mf3KeS4H2N7m73lNv7KpN/NsAwf47e NNtzp9u21RUVJ3yu6itwPeWyMjvg8+tgs6INsN9Q2asHnDICW4+ksZ5t2PiwcMfLqW/+ AaE4TCIHExxzX5tZx+RLmkyfDp5cY1CepCQ/a6gaXfu7RbE/JZ2Nm5HV9v6R3vLUOTHJ qm9w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=zj2IfVFe; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id o4si14845122edi.284.2021.08.23.02.56.26; Mon, 23 Aug 2021 02:56:26 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=zj2IfVFe; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232634AbhHWJ5F (ORCPT + 7 others); Mon, 23 Aug 2021 05:57:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50904 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233281AbhHWJ5E (ORCPT ); Mon, 23 Aug 2021 05:57:04 -0400 Received: from mail-pg1-x529.google.com (mail-pg1-x529.google.com [IPv6:2607:f8b0:4864:20::529]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 88263C0613C1 for ; Mon, 23 Aug 2021 02:56:22 -0700 (PDT) Received: by mail-pg1-x529.google.com with SMTP id t1so16181791pgv.3 for ; Mon, 23 Aug 2021 02:56:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=9ZeBnnHmrDX1DWbaqOnNymOQXq0AvS6DifxDoxvu4dA=; b=zj2IfVFeA4lseTLPD9zBRySoSoX5hfnEX0Lj+QmtgxNrE/h/wVCU/4TPtQaYAjlmqW xKIDMM4fWQVTe8frhLuJMUudjJRAA3BZZJdSCmzxO8At1mrCZG1hAe9rPGJLaT9B2kz2 gRVjQ5+rkWNl+GV77F+2QDtMr7q5QFjYAXny7AKLrb52x1ePzNHY1h6FCNCEPMjqVvtx l6TkxPMoTOQzLBCaznHv6scgmqwmvBnqxRVJ9ueWdLMfvRwJu2vQBKtzi9+X9oPVldlG oViIWO25QNCnxLFokeFgtmFlxCirxVAvpOIHmVUFnfyPmsEKqy/c4md3qSyzSk69vZ7j uc9w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=9ZeBnnHmrDX1DWbaqOnNymOQXq0AvS6DifxDoxvu4dA=; b=F9jMuKloJVqnSi7cSLU6IQV32RvEmwUbbpQyO7bLdAGp2gKRl2LkAap4sLW9CMPkjv Hv6217dG9G5O8fbGZdCNfKBz7Mce8/7zrjF8l+QDJc7y2J/71DptKsskclwtaEFmGROr lY3LvL6jeGp755RlQtfyvZ0xnPtx1/L4AkkleeYyK8NdPUg5eWy7qrKVCgGBl7whYDPl 0dvAL9x3LU1hgaxgKKSgbDfcnQZoy+ZbEDCamiCKgu8Tuxd8TCAolKeRk79Ehh+ah9Wz 5HpORP0KQ1Cz9KZcLBdinkbPaEvCk5uJ202w/PENUbYY6tz1kg8FlAmM+urzjgjTrGji 7NKA== X-Gm-Message-State: AOAM530744Lo3buVfKtVsrEw+fSYYMHuR5dA5bRpIMN+/JHvD4GGILYv zLaKcYKN5t4u06fQL4GnQIaJeA== X-Received: by 2002:a05:6a00:aca:b029:392:9c79:3a39 with SMTP id c10-20020a056a000acab02903929c793a39mr32914439pfl.57.1629712582014; Mon, 23 Aug 2021 02:56:22 -0700 (PDT) Received: from localhost.localdomain (80.251.214.228.16clouds.com. [80.251.214.228]) by smtp.gmail.com with ESMTPSA id z24sm18708230pjq.43.2021.08.23.02.56.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Aug 2021 02:56:21 -0700 (PDT) From: Shawn Guo To: Georgi Djakov Cc: AngeloGioacchino Del Regno , Bjorn Andersson , Rob Herring , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, Shawn Guo Subject: [PATCH 1/3] dt-bindings: interconnect: sdm660: Add missing a2noc qos clocks Date: Mon, 23 Aug 2021 17:56:01 +0800 Message-Id: <20210823095603.5538-2-shawn.guo@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210823095603.5538-1-shawn.guo@linaro.org> References: <20210823095603.5538-1-shawn.guo@linaro.org> Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org It adds the missing a2noc clocks required for QoS registers programming per downstream kernel[1]. [1] https://source.codeaurora.org/quic/la/kernel/msm-4.4/tree/arch/arm/boot/dts/qcom/sdm660-bus.dtsi?h=LA.UM.8.2.r1-04800-sdm660.0#n43 Signed-off-by: Shawn Guo --- .../bindings/interconnect/qcom,sdm660.yaml | 41 ++++++++++++++++++- 1 file changed, 39 insertions(+), 2 deletions(-) -- 2.17.1 diff --git a/Documentation/devicetree/bindings/interconnect/qcom,sdm660.yaml b/Documentation/devicetree/bindings/interconnect/qcom,sdm660.yaml index 29de7807df54..19bc3091ea40 100644 --- a/Documentation/devicetree/bindings/interconnect/qcom,sdm660.yaml +++ b/Documentation/devicetree/bindings/interconnect/qcom,sdm660.yaml @@ -72,6 +72,32 @@ allOf: contains: enum: - qcom,sdm660-a2noc + then: + properties: + clocks: + items: + - description: Bus Clock. + - description: Bus A Clock. + - description: IPA Clock. + - description: UFS AXI Clock. + - description: Aggregate2 UFS AXI Clock. + - description: Aggregate2 USB3 AXI Clock. + - description: Config NoC USB2 AXI Clock. + clock-names: + items: + - const: bus + - const: bus_a + - const: ipa + - const: ufs_axi + - const: aggre2_ufs_axi + - const: aggre2_usb3_axi + - const: cfg_noc_usb2_axi + + - if: + properties: + compatible: + contains: + enum: - qcom,sdm660-bimc - qcom,sdm660-cnoc - qcom,sdm660-gnoc @@ -123,9 +149,20 @@ examples: compatible = "qcom,sdm660-a2noc"; reg = <0x01704000 0xc100>; #interconnect-cells = <1>; - clock-names = "bus", "bus_a"; + clock-names = "bus", + "bus_a", + "ipa", + "ufs_axi", + "aggre2_ufs_axi", + "aggre2_usb3_axi", + "cfg_noc_usb2_axi"; clocks = <&rpmcc RPM_SMD_AGGR2_NOC_CLK>, - <&rpmcc RPM_SMD_AGGR2_NOC_A_CLK>; + <&rpmcc RPM_SMD_AGGR2_NOC_A_CLK>, + <&rpmcc RPM_SMD_IPA_CLK>, + <&gcc GCC_UFS_AXI_CLK>, + <&gcc GCC_AGGRE2_UFS_AXI_CLK>, + <&gcc GCC_AGGRE2_USB3_AXI_CLK>, + <&gcc GCC_CFG_NOC_USB2_AXI_CLK>; }; mnoc: interconnect@1745000 {