From patchwork Thu Jul 9 23:19:49 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Suman Anna X-Patchwork-Id: 235191 Delivered-To: patch@linaro.org Received: by 2002:a54:2c11:0:0:0:0:0 with SMTP id g17csp1638059ecp; Thu, 9 Jul 2020 16:20:14 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw/naIDbK2k7SZT6S+7+FwK/S4foY7u1TCM5W4DHDNN+DfEFJVOjQVpRmMOF0x9Ulq8cOd3 X-Received: by 2002:a50:f384:: with SMTP id g4mr71903194edm.205.1594336814167; Thu, 09 Jul 2020 16:20:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1594336814; cv=none; d=google.com; s=arc-20160816; b=BAW1enT3D3muEGAna6tglpsqvYX5h0h+E4HnFumFeGKMtS6+CzNuIOGFnZfmvVfyMI hRDLvwXwyZ03AkOgWbAGJgGMEa0nHx1NmDtFHSG1IHPAhARsvs5XP0L2GyzgUGYlzhV/ wVSra7593COy5s0SVRiDtXsCVTMgmj6MAKQrv5no6sufzszEJGO6nL1sXDEjH+gGvRzX MXeGBClbS/KJHkicCAM+RlwpR/QCnG7uwmDOU2PZWUrkrYh27fuNqVDv5pdcdGHK9IKV IdPnWCbn3bVDND3DVCAcZP3Gbzo/rd+bAZWFYsn6avwIQsFQdyUzs2RWkY3v69+9GMxo qfZw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=UgAdMugjQH9zepDiXJKzHbCjKp+TW08nB/thQHWUeAg=; b=Di+oBQzRNaY1WKxxlS6jAmtyAYx1cE48VzfWGsju1nUIPHviUgC5Jf/oY//30SgoUl fZ6I8qsuZEmXAY6d3o9vA3Es/rnMXCDlk05JamIIieZhu3YF+6vhN3iNNAcgElhtOtg5 VqD8oRIEbpmqL7KhX6JqtFHnn5YtUeJAqiRHxUekIuuuugY7BOeBwe+NFnor1Psfqkj+ KJMcX2flFbC2qmhI7EZEX9qv7kHdBXIateHjTY+kaqFXOijiw1NCNgyne4ERTkIQfAjz ZCnKnN226qXBTgDBp8c5056X16sW3NBhi1L5HPLnQFTaUufYLa7QL3dolcwzN6lqTR3u 2gVg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=RlLmUo9a; spf=pass (google.com: domain of linux-omap-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-omap-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n23si2740812ejx.656.2020.07.09.16.20.14; Thu, 09 Jul 2020 16:20:14 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-omap-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=RlLmUo9a; spf=pass (google.com: domain of linux-omap-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-omap-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726793AbgGIXUM (ORCPT + 4 others); Thu, 9 Jul 2020 19:20:12 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:34592 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726809AbgGIXUM (ORCPT ); Thu, 9 Jul 2020 19:20:12 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 069NK763053748; Thu, 9 Jul 2020 18:20:07 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1594336807; bh=UgAdMugjQH9zepDiXJKzHbCjKp+TW08nB/thQHWUeAg=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=RlLmUo9aScgSG3Ri0j6KhzcZPrgR9XrEnJEFBnKjUZx50rErm/CUkKgckgzKohYjb lZV2cEnlaSIa++NYIXRRl63YyTwTbkgnEpAeiOSnQfzgGw+9KiR4Q+zfxl5y27fhEd 3+HASQx8S7PewtcTqK9YTO9q8enqBTvfHm4WrJ2c= Received: from DLEE107.ent.ti.com (dlee107.ent.ti.com [157.170.170.37]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 069NK7Tx051608 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 9 Jul 2020 18:20:07 -0500 Received: from DLEE105.ent.ti.com (157.170.170.35) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Thu, 9 Jul 2020 18:20:07 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Thu, 9 Jul 2020 18:20:07 -0500 Received: from fllv0103.dal.design.ti.com (fllv0103.dal.design.ti.com [10.247.120.73]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 069NK7ol096085; Thu, 9 Jul 2020 18:20:07 -0500 Received: from localhost ([10.250.34.57]) by fllv0103.dal.design.ti.com (8.14.7/8.14.7) with ESMTP id 069NK7Nj124447; Thu, 9 Jul 2020 18:20:07 -0500 From: Suman Anna To: Tony Lindgren CC: , , , Tero Kristo , Suman Anna Subject: [PATCH 08/13] ARM: dts: omap5: Add DSP and IPU nodes Date: Thu, 9 Jul 2020 18:19:49 -0500 Message-ID: <20200709231954.1973-9-s-anna@ti.com> X-Mailer: git-send-email 2.26.0 In-Reply-To: <20200709231954.1973-1-s-anna@ti.com> References: <20200709231954.1973-1-s-anna@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-omap-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-omap@vger.kernel.org OMAP5, like OMAP4, also has two remote processor subsystems, DSP and IPU. The IPU subsystem though has dual Cortex-M4 processors instead of the dual Cortex-M3 processors in OMAP4, but otherwise has almost the same set of features. Add the DT nodes for these two processor sub-systems for all OMAP5 SoCs. The nodes have the 'iommus', 'clocks', 'resets', 'firmware' and 'mboxes' properties added, and are disabled for now. The IPU node has its L2 RAM memory specified through the 'reg' and 'reg-names' properties. The DSP node doesn't have these since it doesn't have any L2 RAM memories, but has an additional 'ti,bootreg' property instead as it has a specific boot register that needs to be programmed for booting. These nodes should be enabled as per the individual product configuration in the corresponding board dts files. Signed-off-by: Suman Anna --- arch/arm/boot/dts/omap5.dtsi | 23 +++++++++++++++++++++++ 1 file changed, 23 insertions(+) -- 2.26.0 diff --git a/arch/arm/boot/dts/omap5.dtsi b/arch/arm/boot/dts/omap5.dtsi index fb889c5b00c9..116150ded018 100644 --- a/arch/arm/boot/dts/omap5.dtsi +++ b/arch/arm/boot/dts/omap5.dtsi @@ -216,6 +216,29 @@ mmu_ipu: mmu@0 { }; }; + dsp: dsp { + compatible = "ti,omap5-dsp"; + ti,bootreg = <&scm_conf 0x304 0>; + iommus = <&mmu_dsp>; + resets = <&prm_dsp 0>; + clocks = <&dsp_clkctrl OMAP5_MMU_DSP_CLKCTRL 0>; + firmware-name = "omap5-dsp-fw.xe64T"; + mboxes = <&mailbox &mbox_dsp>; + status = "disabled"; + }; + + ipu: ipu@55020000 { + compatible = "ti,omap5-ipu"; + reg = <0x55020000 0x10000>; + reg-names = "l2ram"; + iommus = <&mmu_ipu>; + resets = <&prm_core 0>, <&prm_core 1>; + clocks = <&ipu_clkctrl OMAP5_MMU_IPU_CLKCTRL 0>; + firmware-name = "omap5-ipu-fw.xem4"; + mboxes = <&mailbox &mbox_ipu>; + status = "disabled"; + }; + dmm@4e000000 { compatible = "ti,omap5-dmm"; reg = <0x4e000000 0x800>;