| Message ID | 20240209065229.34515-1-pkshih@realtek.com |
|---|---|
| Headers | show
Received: from rtits2.realtek.com.tw (rtits2.realtek.com [211.75.126.72])
(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 97DBB657AD
for <linux-wireless@vger.kernel.org>; Fri, 9 Feb 2024 06:53:29 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=211.75.126.72
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1707461612; cv=none;
b=kfRy5t/+bHOv2oa+eZpE3lZKu8ArrbxajtKb6OmFcmcWSbqmQHFy3zqSqAbL7GHm5p1fV/H6+hnL7E7SFchvUhE61NOflmwKH0N15QQ3jkkqHgrTxg83aNRg27kes8kmK2QxhYw+q5xLD+WwzjglSc1irBpuAwsW6mfxAvGHwlg=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1707461612; c=relaxed/simple;
bh=y4XuUIW3a3gpmkSfQlj1o7dDhkgQ2v5AtE/Tr6ToKlE=;
h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type;
b=lhPOgzgu1VwPfyHy7kX5dk/h4H2RJwirMuUS7/1JTc6a44Vn070v76tem5YUyKcQiduAfEoGD2A7Lgvkx8IBn+FMPkonzaEinY4smahLNlibrnr3z3eq6f8KSy7Qe2ztVnAVKlDgPbAXeG8ltAwY5UTeiylEc9TVe4gENvywfJI=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=none (p=none dis=none) header.from=realtek.com;
spf=pass smtp.mailfrom=realtek.com; arc=none smtp.client-ip=211.75.126.72
Authentication-Results: smtp.subspace.kernel.org;
dmarc=none (p=none dis=none) header.from=realtek.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=realtek.com
X-SpamFilter-By: ArmorX SpamTrap 5.78 with qID 4196rFKs9548383,
This message is accepted by code: ctloc85258
Received: from mail.realtek.com (rtexh36505.realtek.com.tw[172.21.6.25])
by rtits2.realtek.com.tw (8.15.2/2.95/5.92) with ESMTPS id 4196rFKs9548383
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);
Fri, 9 Feb 2024 14:53:15 +0800
Received: from RTEXMBS04.realtek.com.tw (172.21.6.97) by
RTEXH36505.realtek.com.tw (172.21.6.25) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.1.2375.32; Fri, 9 Feb 2024 14:53:16 +0800
Received: from [127.0.1.1] (172.16.16.210) by RTEXMBS04.realtek.com.tw
(172.21.6.97) with Microsoft SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.35; Fri, 9 Feb
2024 14:53:15 +0800
From: Ping-Ke Shih <pkshih@realtek.com>
To: <kvalo@kernel.org>
CC: <gary.chang@realtek.com>, <phhuang@realtek.com>, <kevin_yang@realtek.com>,
<linux-wireless@vger.kernel.org>
Subject: [PATCH v2 00/11] wifi: rtw89: enable DBCC for WiFi 7 chips by default
Date: Fri, 9 Feb 2024 14:52:18 +0800
Message-ID: <20240209065229.34515-1-pkshih@realtek.com>
X-Mailer: git-send-email 2.25.1
Precedence: bulk
X-Mailing-List: linux-wireless@vger.kernel.org
List-Id: <linux-wireless.vger.kernel.org>
List-Subscribe: <mailto:linux-wireless+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-wireless+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-ClientProxiedBy: RTEXMBS02.realtek.com.tw (172.21.6.95) To
RTEXMBS04.realtek.com.tw (172.21.6.97)
X-KSE-ServerInfo: RTEXH36505.realtek.com.tw, 9
X-KSE-AntiSpam-Interceptor-Info: fallback
X-KSE-Antivirus-Interceptor-Info: fallback
X-KSE-AntiSpam-Interceptor-Info: fallback
|
| Series |
wifi: rtw89: enable DBCC for WiFi 7 chips by default
|
expand
|
We are going to implement MLO for WiFi 7 chips, so enable hardware DBCC support that turns on MAC-0/-1 and PHY-0/-1, and configures MAC quota buffer as desired. During these development, we found some registers are not properly set for MAC-1 and PHY-1, so correct them along with this patchset. v2: - use 'uintptr_t' to avoid clang warning on casting from common argument with type void* (patch 2/11) Chih-Kang Chang (1): wifi: rtw89: 8922a: implement AP mode related reg for BE generation Ping-Ke Shih (8): wifi: rtw89: correct PHY register offset for PHY-1 wifi: rtw89: load BB parameters to PHY-1 wifi: rtw89: mac: return held quota of DLE when changing MAC-1 wifi: rtw89: mac: correct MUEDCA setting for MAC-1 wifi: rtw89: mac: reset PHY-1 hardware when going to enable/disable wifi: rtw89: use PLCP information to match BSS_COLOR and AID wifi: rtw89: 8922a: correct register definition and merge IO for ctrl_nbtg_bt_tx() wifi: rtw89: change qutoa to DBCC by default for WiFi 7 chips Po-Hao Huang (1): wifi: rtw89: reference quota mode when setting Tx power Zong-Zhe Yang (1): wifi: rtw89: differentiate narrow_bw_ru_dis setting according to chip gen drivers/net/wireless/realtek/rtw89/core.c | 8 +- drivers/net/wireless/realtek/rtw89/core.h | 4 + drivers/net/wireless/realtek/rtw89/mac.c | 58 ++++++++---- drivers/net/wireless/realtek/rtw89/mac.h | 5 +- drivers/net/wireless/realtek/rtw89/mac_be.c | 93 ++++++++++++++++++- drivers/net/wireless/realtek/rtw89/phy.c | 42 ++++++--- drivers/net/wireless/realtek/rtw89/phy.h | 1 + drivers/net/wireless/realtek/rtw89/phy_be.c | 19 ++++ drivers/net/wireless/realtek/rtw89/reg.h | 36 ++++++- drivers/net/wireless/realtek/rtw89/rtw8922a.c | 37 +++----- 10 files changed, 242 insertions(+), 61 deletions(-)