Message ID | 1495098098-1984-1-git-send-email-gabriele.paoloni@huawei.com |
---|---|
Headers | show
Delivered-To: patch@linaro.org Received: by 10.140.96.100 with SMTP id j91csp620440qge; Thu, 18 May 2017 02:03:35 -0700 (PDT) X-Received: by 10.84.230.131 with SMTP id e3mr3680391plk.100.1495098215819; Thu, 18 May 2017 02:03:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1495098215; cv=none; d=google.com; s=arc-20160816; b=l6zQNCz8n85RwWXV86TqA37CVAieu5dQNjpep8YOxSkVhMVRWXp2whPtK0NnnLz4ZC G0Qd5uF21wx+0r2SD6EDlhciawGUyBUBO73DdKl4//jsmYJ9qxlmHG17DmqbUztNqPov 87K6hqpAtlujG9t8UM0XqIs8RgI8R+Tis+dYH6Vc/NnaeNcISIkNWnwrAIT22OcPsN1H RlSqJCeHaK19fXcvwBGU7WNZjDjm7hYdDy3eofXLbdYJNeC7H6Baus7xacJvFWdtHng1 rlejMjLHbdSiH2Gze77W/t7FnLO+L5z5S7sUnMvGPzv6nRgAy+SvslTL2YMmOvLN/SHm rgxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=t/RSC4xWcXFV4wpujZxWf5mIEsAU1MR06nGehUmeBJg=; b=m0SLeF/vFBGyXlDoANMNFb6eKLwdys9vtRyNixq5uVOXCC2iCplJZVl7/rHOGC6IIh 8Lz9CE2kCLE/hLqKGZl3KRcuYjaHv2HAmub5WAhi/kL41VRKF7cXMu5VgGuIXof7Klu9 b3+nGvvVfGEh3j9RnIAmTVrQJFT1gRAhKV9BWOU4X8oUF3rFzMdrjXgDYphAszaWF5J6 jBeHVRQeqi42PsqCVRqpiZ1cqX3PbKTnO8ELdQumuJrOPiwFWpStIk5kEnB/nmFBCqDw ItxN3JSN4mXDG2iBjAy+xX7ArL0PzTAGfyKxp9tKCi3CJVUoV2tIOF8VqGdGR/T8FRLe n/bg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: <linux-kernel-owner@vger.kernel.org> Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o5si4037424plh.68.2017.05.18.02.03.35; Thu, 18 May 2017 02:03:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754903AbdERJDM (ORCPT <rfc822;georgi.djakov@linaro.org> + 25 others); Thu, 18 May 2017 05:03:12 -0400 Received: from szxga03-in.huawei.com ([45.249.212.189]:6413 "EHLO szxga03-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753375AbdERJCN (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 18 May 2017 05:02:13 -0400 Received: from 172.30.72.57 (EHLO dggeml405-hub.china.huawei.com) ([172.30.72.57]) by dggrg03-dlp.huawei.com (MOS 4.4.6-GA FastPath queued) with ESMTP id ANW69438; Thu, 18 May 2017 17:01:59 +0800 (CST) Received: from G00308965-DELL1.china.huawei.com (10.203.181.162) by dggeml405-hub.china.huawei.com (10.3.17.49) with Microsoft SMTP Server id 14.3.301.0; Thu, 18 May 2017 17:01:51 +0800 From: Gabriele Paoloni <gabriele.paoloni@huawei.com> To: <bhelgaas@google.com>, <helgaas@kernel.org> CC: <gabriele.paoloni@huawei.com>, <linuxarm@huawei.com>, <linux-pci@vger.kernel.org>, <lukas@wunner.de>, <linux-kernel@vger.kernel.org>, <mika.westerberg@linux.intel.com>, <hch@infradead.org>, <liudongdong3@huawei.com> Subject: [PATCH v2 0/2] add MSI support for PCIe port services and DPC IRQ support Date: Thu, 18 May 2017 10:01:36 +0100 Message-ID: <1495098098-1984-1-git-send-email-gabriele.paoloni@huawei.com> X-Mailer: git-send-email 2.7.1.windows.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.203.181.162] X-CFilter-Loop: Reflected X-Mirapoint-Virus-RAPID-Raw: score=unknown(0), refid=str=0001.0A020201.591D630D.0058, ss=1, re=0.000, recu=0.000, reip=0.000, cl=1, cld=1, fgs=0, ip=0.0.0.0, so=2014-11-16 11:51:01, dmn=2013-03-21 17:37:32 X-Mirapoint-Loop-Id: c802141532a7df637860e2c14fd8cdc6 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org |
Series |
add MSI support for PCIe port services and DPC IRQ support
|
expand
|
From: gabriele paoloni <gabriele.paoloni@huawei.com> This patchset: 1) adds support for MSI interrupt vectors to be used for Roor Port services 2) adds support for DPC Root Port service interrupt The patchset has been tested on Hisilicon Hip08 Chipset Changes from v1: According to comments from Christoph Hellwig in https://www.spinics.net/lists/kernel/msg2508842.html and https://www.spinics.net/lists/kernel/msg2508850.html - reduced the calls of pci_alloc_irq_vectors by ORing PCI_IRQ_MSIX and PCI_IRQ_MSI - used a unique macro for the max number of MSI/MSIx interrupt vectors - reworked pcie_init_service_irqs() to call pci_alloc_irq_vectors() only for legacy IRQ Gabriele Paoloni (1): PCI/portdrv: add support for different MSI interrupts for PCIe port services gabriele paoloni (1): PCI/portdrv: allocate MSI/MSIx vector for DPC RP service drivers/pci/pcie/portdrv.h | 8 +++-- drivers/pci/pcie/portdrv_core.c | 71 ++++++++++++++++++++++++++++++----------- 2 files changed, 58 insertions(+), 21 deletions(-) -- 2.7.4