From patchwork Sat Jul 16 00:42:16 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 72160 Delivered-To: patch@linaro.org Received: by 10.140.29.52 with SMTP id a49csp89255qga; Fri, 15 Jul 2016 17:43:01 -0700 (PDT) X-Received: by 10.66.7.199 with SMTP id l7mr36155891paa.136.1468629781049; Fri, 15 Jul 2016 17:43:01 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s4si11872760paw.284.2016.07.15.17.43.00; Fri, 15 Jul 2016 17:43:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752375AbcGPAml (ORCPT + 29 others); Fri, 15 Jul 2016 20:42:41 -0400 Received: from mail-pf0-f178.google.com ([209.85.192.178]:34087 "EHLO mail-pf0-f178.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752317AbcGPAmg (ORCPT ); Fri, 15 Jul 2016 20:42:36 -0400 Received: by mail-pf0-f178.google.com with SMTP id p64so12098458pfb.1 for ; Fri, 15 Jul 2016 17:42:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=GjPls7AcHMU6X0Vee7NQXQw0N8Pz9DrRyRwG/bI4GXw=; b=clruRD9Lif2MQP9Tujk9+Dx1T4aMdKNzeIDQ2N2CvT2AFyDvLeAg5x6gpuirQ0wXml cfBRBq/ruqX6fkD6zJ4Nz9DCPeJaIbnTyfvpf++n+bburNwLbN5gMoS5w7gWfN9uCGeW 2/VhXWadq4qd5SYPrDAYO/4S+uGNvDGDmdQII= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=GjPls7AcHMU6X0Vee7NQXQw0N8Pz9DrRyRwG/bI4GXw=; b=TGMOUUBzqZALAkehqsfDvapfCfyOkOQhKuvesHgLSndQDH0xWesku2xKZB2gyfobEa M1vOKay8mQe1QBazzJYFGIyddqFyCEVWoComEZzqd+sJB4i1TV+9TCnOvowh5l6DP708 vjkfPUF7BwxcMg2l2vZcsU9TfrCVH1ZYQJxeWF9cNqknQWeW0w/813AWnhDmVkWnUtIN SrylUsTDWAP76Y/TCOihTNrJqIrhmV2w7Go5r7UMEFkOWEif2A7tlxrM1/kpc5BNfQ+5 ZsGevHBkZPyCgN3ZWQkI2cveE6xU4JlZuFLGc4ltZmQ7NaxzE0UD31ZBUXZ4/0dxdf9E f3og== X-Gm-Message-State: ALyK8tI76rZ2bnPffYKpHBl3XfCJsXubbC9N1EjTCRy19U20/19lOeW+j5aZp3timOdE/wrH X-Received: by 10.98.155.17 with SMTP id r17mr26164998pfd.24.1468629745935; Fri, 15 Jul 2016 17:42:25 -0700 (PDT) Received: from localhost.localdomain (ip68-111-223-48.sd.sd.cox.net. [68.111.223.48]) by smtp.gmail.com with ESMTPSA id e126sm6837743pfc.5.2016.07.15.17.42.25 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 15 Jul 2016 17:42:25 -0700 (PDT) From: Bjorn Andersson To: Andy Gross Cc: spjoshi@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 6/6] arm64: dts: qcom: msm8916: Add Hexagon remoteproc node Date: Fri, 15 Jul 2016 17:42:16 -0700 Message-Id: <1468629736-7644-6-git-send-email-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.5.0 In-Reply-To: <1468629736-7644-1-git-send-email-bjorn.andersson@linaro.org> References: <1468629736-7644-1-git-send-email-bjorn.andersson@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the remoteproc node that allows us to control the life cycle of the Hexagon core found in the msm8916 SoC. Signed-off-by: Bjorn Andersson --- arch/arm64/boot/dts/qcom/msm8916.dtsi | 43 ++++++++++++++++++++++++++++++++++- 1 file changed, 42 insertions(+), 1 deletion(-) -- 2.5.0 diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index 85ec5c932975..504e524b910e 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -77,7 +77,7 @@ no-map; }; - mpss@86800000 { + mpss_mem: mpss@86800000 { reg = <0x0 0x86800000 0x0 0x2b00000>; no-map; }; @@ -620,6 +620,47 @@ clocks = <&gcc GCC_PRNG_AHB_CLK>; clock-names = "core"; }; + + hexagon@4080000 { + compatible = "qcom,q6v5-pil"; + reg = <0x04080000 0x100>, + <0x04020000 0x040>; + + reg-names = "qdsp6", "rmb"; + + interrupts-extended = <&intc 0 24 1>, + <&hexagon_smp2p_in 0 0>, + <&hexagon_smp2p_in 1 0>, + <&hexagon_smp2p_in 2 0>, + <&hexagon_smp2p_in 3 0>; + interrupt-names = "wdog", "fatal", "ready", + "handover", "stop-ack"; + + clocks = <&gcc GCC_MSS_CFG_AHB_CLK>, + <&gcc GCC_MSS_Q6_BIMC_AXI_CLK>, + <&gcc GCC_BOOT_ROM_AHB_CLK>; + clock-names = "iface", "bus", "mem"; + + qcom,smem-states = <&hexagon_smp2p_out 0>; + qcom,smem-state-names = "stop"; + + resets = <&scm 0>; + reset-names = "mss_restart"; + + mx-supply = <&pm8916_l3>; + pll-supply = <&pm8916_l7>; + + qcom,halt-regs = <&tcsr 0x18000 0x19000 0x1a000>; + + mba { + memory-region = <&mba_mem>; + }; + + mpss { + memory-region = <&mpss_mem>; + }; + }; + }; smd {