From patchwork Tue Aug 30 21:09:30 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 75026 Delivered-To: patch@linaro.org Received: by 10.140.29.52 with SMTP id a49csp2368261qga; Tue, 30 Aug 2016 14:10:03 -0700 (PDT) X-Received: by 10.98.201.138 with SMTP id l10mr10090500pfk.77.1472591402967; Tue, 30 Aug 2016 14:10:02 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id rc13si46738045pac.262.2016.08.30.14.09.59; Tue, 30 Aug 2016 14:10:02 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758411AbcH3VJk (ORCPT + 27 others); Tue, 30 Aug 2016 17:09:40 -0400 Received: from mail-pa0-f50.google.com ([209.85.220.50]:34406 "EHLO mail-pa0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1758165AbcH3VJe (ORCPT ); Tue, 30 Aug 2016 17:09:34 -0400 Received: by mail-pa0-f50.google.com with SMTP id fi15so10985204pac.1 for ; Tue, 30 Aug 2016 14:09:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=rNXkcx7izN4U7lZ6k77b2sC0+7s50SjolRx9BcDjfeI=; b=Zr/Wta5Wj8JdE/89V4K3vsBVf6EJ9bqwBHyNIZBbfBPJTIiIdg4VXvPGQHRLcU1UYt pVMwdhAQ3qZTGS5ZeCMVwNcx/t2fiAptRPtIMmfUFfky/zXcyAjkm+b6VHpbx2WuZvR1 uK5kHxQ3d1dyv3OvEjo73/OoWuQIAX1noj1jU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=rNXkcx7izN4U7lZ6k77b2sC0+7s50SjolRx9BcDjfeI=; b=G5pdONfnZGxi0AT904l2eOTnsnl4opbTq0HXtM2aN9l3Ey92mjxV3AYtgu68Bgnq3f TQ72FwCQBv1lmbMSjqMFElMbk0DFbdMc4Qccvh4JedLGf3Z7Q2YzsR/bhOyHYoGs0nm+ s+DrzUIBfGvpDJ3/6GjeBOTr8P+R0dXu40vV5zatachECYF3cT+XZ+DNG9O0AaSmJX45 fUa+5JJGKO3TGPjl5P8p+C46hSNiYbFwdAQtvJp1vKeJ6NtIByo20EosS93I9CpFpgia rUAuDaABXX+2jpxYvWvLF5NcZGS1GQJzEFC77S+1UsGcCnZgYUxOcUxT50X9L7TCig+J bwHg== X-Gm-Message-State: AE9vXwPx8ljClW4jL9R3hzBIsWeLBPBcOUcm+OGWWMV7B7c4gEF31q1Apw3rcixM/qfjyG7A X-Received: by 10.66.131.4 with SMTP id oi4mr10286301pab.143.1472591374004; Tue, 30 Aug 2016 14:09:34 -0700 (PDT) Received: from localhost.localdomain (ip68-111-223-48.sd.sd.cox.net. [68.111.223.48]) by smtp.gmail.com with ESMTPSA id yj6sm8153856pab.8.2016.08.30.14.09.32 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 30 Aug 2016 14:09:33 -0700 (PDT) From: Bjorn Andersson To: Andy Gross Cc: linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 2/2] arm64: dts: qcom: msm8916: Add Hexagon PIL node Date: Tue, 30 Aug 2016 14:09:30 -0700 Message-Id: <1472591370-20550-2-git-send-email-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.5.0 In-Reply-To: <1472591370-20550-1-git-send-email-bjorn.andersson@linaro.org> References: <1472591370-20550-1-git-send-email-bjorn.andersson@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Hexagon core on the msm8916 provides services for audio control, audio output, sensors and the Hexagon SDK. The Hexagon remoteproc node allows us to boot this core. Although its part of the core platform its left disabled as it will crash without the rmtfs QMI service and we do not yet handle crashes gracefully. Signed-off-by: Bjorn Andersson --- Changes since v1: - Rebase ontop of linux-next arch/arm64/boot/dts/qcom/msm8916.dtsi | 44 ++++++++++++++++++++++++++++++++++- 1 file changed, 43 insertions(+), 1 deletion(-) -- 2.5.0 diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index 5a1b5f5b3a90..f6df72da6c4d 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -77,7 +77,7 @@ no-map; }; - mpss@86800000 { + mpss_mem: mpss@86800000 { reg = <0x0 0x86800000 0x0 0x2b00000>; no-map; }; @@ -684,6 +684,48 @@ nvmem-cell-names = "calib", "calib_sel"; #thermal-sensor-cells = <1>; }; + + hexagon@4080000 { + compatible = "qcom,q6v5-pil"; + reg = <0x04080000 0x100>, + <0x04020000 0x040>; + + reg-names = "qdsp6", "rmb"; + + interrupts-extended = <&intc 0 24 1>, + <&hexagon_smp2p_in 0 0>, + <&hexagon_smp2p_in 1 0>, + <&hexagon_smp2p_in 2 0>, + <&hexagon_smp2p_in 3 0>; + interrupt-names = "wdog", "fatal", "ready", + "handover", "stop-ack"; + + clocks = <&gcc GCC_MSS_CFG_AHB_CLK>, + <&gcc GCC_MSS_Q6_BIMC_AXI_CLK>, + <&gcc GCC_BOOT_ROM_AHB_CLK>; + clock-names = "iface", "bus", "mem"; + + qcom,smem-states = <&hexagon_smp2p_out 0>; + qcom,smem-state-names = "stop"; + + resets = <&scm 0>; + reset-names = "mss_restart"; + + mx-supply = <&pm8916_l3>; + pll-supply = <&pm8916_l7>; + + qcom,halt-regs = <&tcsr 0x18000 0x19000 0x1a000>; + + status = "disabled"; + + mba { + memory-region = <&mba_mem>; + }; + + mpss { + memory-region = <&mpss_mem>; + }; + }; }; smd {