From patchwork Mon Nov 12 13:00:39 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shawn Guo X-Patchwork-Id: 150831 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp3111938ljp; Mon, 12 Nov 2018 05:01:15 -0800 (PST) X-Google-Smtp-Source: AJdET5edXF2ah9j/K0Vmh3UcbUyzAB+KoZo+GvLkydKNb2JFGWJJJJC/L8V4WequWKDa97kJzxyw X-Received: by 2002:a17:902:d88f:: with SMTP id b15-v6mr835333plz.207.1542027675144; Mon, 12 Nov 2018 05:01:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542027675; cv=none; d=google.com; s=arc-20160816; b=KkKOeTu4n7Vh/SGJxU0pINwwO4i3oHIJ534wry6NbO/elGK6c/gYKuC3KH2OpbG9R4 kaLNfsmWFZ3VenxgoTsc8RX4q4XxrObwT5lBmppolTA+5mLjtTA/ph43rlLg304oMnhG +dOS1onXW7gl0S486IXlLw1dQ9MVHO0MqxZzzHJKA/Bld7Cb1Z0Q/ttiLKZSBrMEhGz4 tImNctv/48J+sf3GhKsyQnGTiAO0Cz3xbwFKn+uuD1len3ER8B/7cyfdVQkHAVGFE9zO W5cgepXEAaFcsajC34nHw3QVbB0apUT0qXP6urw49njoAOo8bOopMB4nIQ0w49Et9KTn TKiw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=kU/hRe0ao3ZJoK8MZeLsJ3cAqgsPTXhtZCA/dhQbjHo=; b=SHD2lxK7zgNkJR7kIs6Ft2E3la+r1/G0mJuTxanMxmEIoWXamL/qVuELzDzNEhqptj fYGHq9MQcia0tiWbipSzQTbELL8XoxWkt+kaEVV05xkz2PMn/RthDjOXc29ogW4qcryS 97+zH5N2Ph8y6PD8t2qUu5EWfpqXEbBIWsQO+u71OzpMgadB3Tqe8z6cfR1ySKRknV0e ANPZNxji0Gjy6LECwvykGXBHBm659k+Y0a4FffxCHUza5SCW95zuRPu+cQ3jaPpNlJFQ FF30g4QV33ZeIvWug1fjcX+SFQSvUUxAG74HBREU8fIR3KaxthVWqpGj/JoANIqUTvbZ w+1g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=fhY37kTC; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g63-v6si18311519pfc.187.2018.11.12.05.01.14; Mon, 12 Nov 2018 05:01:15 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=fhY37kTC; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729662AbeKLWyY (ORCPT + 32 others); Mon, 12 Nov 2018 17:54:24 -0500 Received: from mail-pf1-f194.google.com ([209.85.210.194]:44242 "EHLO mail-pf1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729426AbeKLWyX (ORCPT ); Mon, 12 Nov 2018 17:54:23 -0500 Received: by mail-pf1-f194.google.com with SMTP id b81-v6so3808768pfe.11 for ; Mon, 12 Nov 2018 05:01:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=kU/hRe0ao3ZJoK8MZeLsJ3cAqgsPTXhtZCA/dhQbjHo=; b=fhY37kTCediIYAkyx6lmt2QYNLdP2gyP4+Dy0zceNdbCM87m4bqR0978FiCauzj4uz YoJe+2JnJWZE2Af0QqKT43xjrUaTZWCWIAUiAXYuJMMWy9tCOUQ9ravS2wRk+lOapqxY oTd6tLZJ7XUNLIQccGCSoFtJ8rSwk42HlthSU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=kU/hRe0ao3ZJoK8MZeLsJ3cAqgsPTXhtZCA/dhQbjHo=; b=Fv9OJEwVuroSbGEYiQorh+l3i/7PZPRAVXWF6a45R7Zoeqm2TV9w9FXkTEHcmbKYUY 5Oaeh890CxMaGEYBATt4cos0S0mjxIgrZvYiFAoXV4tItvDwRc3jG5gHyEkfm7pSqXyN yDrrCjL+IoPyEsbIqMO3Bx/ubM7KAxcLBfLAAnJwRorGxUWDH0PzD+1zc2faF0uNUxjX DmgRtt5qSbDXXzsIlIrnQcfJKZcvsC7UKE7xiEPjzoar0UYrluIHyeBW1Lke6gtVRvA1 YB7MVjWZAgUo+dI9o45RhP/LkC9hZBp0w3sv7t+Q72GJ/sLLplWfMBfeeaNUEy1wZVKe hNOQ== X-Gm-Message-State: AGRZ1gJC1WmxmCk8rCeYT83l7Tq57Wys+1sD3c03d70pdcrDn3ShmcGT kHqlivbQzvTJ4UZyLjPcLsWirQ== X-Received: by 2002:a63:6ac5:: with SMTP id f188mr735275pgc.165.1542027672505; Mon, 12 Nov 2018 05:01:12 -0800 (PST) Received: from localhost.localdomain (61-216-91-114.HINET-IP.hinet.net. [61.216.91.114]) by smtp.gmail.com with ESMTPSA id w2-v6sm20152023pfn.89.2018.11.12.05.01.08 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 12 Nov 2018 05:01:11 -0800 (PST) From: Shawn Guo To: Kishon Vijay Abraham I Cc: Rob Herring , Sriharsha Allenki , Anu Ramanathan , Bjorn Andersson , Vinod Koul , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo Subject: [PATCH v2 1/2] dt-bindings: phy: Add Qualcomm Synopsys High-Speed USB PHY binding Date: Mon, 12 Nov 2018 21:00:39 +0800 Message-Id: <20181112130040.18793-2-shawn.guo@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20181112130040.18793-1-shawn.guo@linaro.org> References: <20181112130040.18793-1-shawn.guo@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Sriharsha Allenki It adds bindings for Synopsys 28nm femto phy controller that supports LS/FS/HS usb connectivity on Qualcomm chipsets. Signed-off-by: Sriharsha Allenki Signed-off-by: Anu Ramanathan Signed-off-by: Bjorn Andersson Signed-off-by: Shawn Guo --- .../phy/qcom,snps-28nm-usb-hs-phy.txt | 101 ++++++++++++++++++ 1 file changed, 101 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt -- 2.18.0 diff --git a/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt b/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt new file mode 100644 index 000000000000..1df0c6bf7bd7 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt @@ -0,0 +1,101 @@ +Qualcomm Synopsys 28nm Femto phy controller +=========================================== + +Synopsys 28nm femto phy controller supports LS/FS/HS usb connectivity on +Qualcomm chipsets. + +Required properties: + +- compatible: + Value type: + Definition: Should contain "qcom,usb-snps-hsphy". + +- reg: + Value type: + Definition: USB PHY base address and length of the register map. + +- #phy-cells: + Value type: + Definition: Should be 0. See phy/phy-bindings.txt for details. + +- clocks: + Value type: + Definition: See clock-bindings.txt section "consumers". List of + three clock specifiers for reference, phy core and + sleep clocks. + +- clock-names: + Value type: + Definition: Names of the clocks in 1-1 correspondence with the "clocks" + property. Must contain "ref", "phy" and "sleep". + +- resets: + Value type: + Definition: See reset.txt section "consumers". PHY reset specifiers + for phy core and POR resets. + +- reset-names: + Value type: + Definition: Names of the resets in 1-1 correspondence with the "resets" + property. Must contain "phy" and "por". + +- vdd-supply: + Value type: + Definition: phandle to the regulator VDD supply node. + +- vdda1p8-supply: + Value type: + Definition: phandle to the regulator 1.8V supply node. + +- vdda3p3-supply: + Value type: + Definition: phandle to the regulator 3.3V supply node. + +- qcom,vdd-voltage-level: + Value type: + Definition: This is a list of three integer values where + each value corresponding to voltage corner in uV. + +Optional properties: + +- extcon: + Value type: + Definition: Should contain the vbus extcon. + +- qcom,init-seq: + Value type: + Definition: Should contain a sequence of tuples to + program 'value' into phy register at 'offset' with 'delay' + in us afterwards. + +Example: + + phy@7a000 { + compatible = "qcom,usb-snps-hsphy"; + reg = <0x7a000 0x200>; + #phy-cells = <0>; + clocks = <&rpmcc RPM_SMD_LN_BB_CLK>, + <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>, + <&gcc GCC_USB2A_PHY_SLEEP_CLK>; + clock-names = "ref", "phy", "sleep"; + resets = <&gcc GCC_USB_HS_PHY_CFG_AHB_BCR>, + <&gcc GCC_USB2A_PHY_BCR>; + reset-names = "phy", "por"; + vdd-supply = <&vreg_l4_1p2>; + vdda1p8-supply = <&vreg_l5_1p8>; + vdda3p3-supply = <&vreg_l12_3p3>; + qcom,vdd-voltage-level = <0 1144000 1200000>; + qcom,init-seq = <0xc0 0x01 0>, + <0xe8 0x0d 0>, + <0x74 0x12 0>, + <0x98 0x63 0>, + <0x9c 0x03 0>, + <0xa0 0x1d 0>, + <0xa4 0x03 0>, + <0x8c 0x23 0>, + <0x78 0x08 0>, + <0x7c 0xdc 0>, + <0x90 0xe0 20>, + <0x74 0x10 0>, + <0x90 0x60 0>; + };