From patchwork Tue Oct 16 17:48:50 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 148987 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp5440057lji; Tue, 16 Oct 2018 11:25:45 -0700 (PDT) X-Google-Smtp-Source: ACcGV63utSom7q2EgjkYtzvg+TsI+h1CZw6GQbC2FRiZmJFnQuQ+CAYi8/ffWCj+ceaPk2sgbUQj X-Received: by 2002:aed:356a:: with SMTP id b39-v6mr22330199qte.186.1539714345374; Tue, 16 Oct 2018 11:25:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539714345; cv=none; d=google.com; s=arc-20160816; b=YXYU/l5KqzHFLjC9SHaz24GsbuP436PCYYWBHZrYpHCXJiemrfMv2uZmdWrp3UR9rY i65PxgOvyB2EWxhcbq+kUoNRxQzLvkVKdQN9xuNfRNk//iT3q0pnpn0yxn+37L/PFHGn 2jHNjJBlzGkGEDJn3PiMM76lY7cDUkUVWb2yEsjkZOIKP6jK2f+6lGNyPUWKcUwcKwJn 0CjyaBWp7SSb6uJStDJTAx8Z+ADTX98JxJUebjo62Vc6rIaR6M1osfFhgpzJ9r8Si4Cn siToVcoVqKy/AYD4Cq+r3NW0EEXzwXk4R+/8NzMhmv5A3lFMEkVmBZFso3igv2NTInzW 320A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:message-id:date:to:from :dkim-signature; bh=VHBupSrQ7yp8WY+0jkSKqBVcup0YAoeHhTM/16b8874=; b=YSrJ4hFf1+oxtKpGnae5NV+dOulSG8EbMKfo7/e7wy8EylnhLQ5CxM06SXQ+ne6UzR NiOfEjuEg7hNcouGBqvxdTEBxMLLeqX3X0o37fM4RSgZrPAVelNEDqMGatTY4ZyqVcIz DjEJV22i0OmDEqjsjFLa8G1sZ0xkdL2pLyXYVMJvUzS2PbDLbaKiGloXJV3e0EFazGnP MzNETiFX480fl+ezwAUvZDYzoZedd3pb/x04eAAgLZXapRHJ5p2QRKQR396ALg9SbBX2 zvxS7k3eB0Xb0QHtV4SLFSD6DTPLlOtPJbbYTIY6pPtXrAcJRAuReJ2xaSLe3X4j/4Lx xneQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=I+1tbEQr; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id v78-v6si12049877qkg.90.2018.10.16.11.25.45 for (version=TLS1 cipher=AES128-SHA bits=128/128); Tue, 16 Oct 2018 11:25:45 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=I+1tbEQr; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:59598 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gCU2K-0004RV-QK for patch@linaro.org; Tue, 16 Oct 2018 14:25:44 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:59545) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gCTTI-00040I-IY for qemu-devel@nongnu.org; Tue, 16 Oct 2018 13:49:34 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gCTT8-0000if-OO for qemu-devel@nongnu.org; Tue, 16 Oct 2018 13:49:29 -0400 Received: from mail-pg1-x52b.google.com ([2607:f8b0:4864:20::52b]:37586) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gCTT3-0000Xr-8a for qemu-devel@nongnu.org; Tue, 16 Oct 2018 13:49:18 -0400 Received: by mail-pg1-x52b.google.com with SMTP id c10-v6so11202807pgq.4 for ; Tue, 16 Oct 2018 10:49:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=VHBupSrQ7yp8WY+0jkSKqBVcup0YAoeHhTM/16b8874=; b=I+1tbEQrieiB+z4R6pCzSRR3eMMduUmZEQAu62IrEiJTgEXdEq7bG2s8UmRMWv2P0Y ccUckp3C1G4ZFcd58s0DFqF9bA/jUXGXdbLSkv0iIHOpXwrRX/zuVdPUx5tW7JJ/tNno 5roaJBf+p2JYUuhHbwiX8qrhQidlKsZPMjEHM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=VHBupSrQ7yp8WY+0jkSKqBVcup0YAoeHhTM/16b8874=; b=mojYfMVVhDQOthq3cO/2KLF9tuIRKipo/Td4XVFC3wwpV4rpfRWlgDLY4GH+8khq2y CilQpFtN21JvWc/CAbQzVtYoo945ryIGWcRLFOmNyAFPjZ9B1XIyMDlHVmc9pRKMsqm1 G/1ahC6ReRsUGTFbjp9rrK03f4CG6Cd8Ls1YuUU5U5QGjPHqOI51anFKXjFyQmd8h0zM FFPflIKyd1KaFNS3e2njt3alr3YDBIa+g443FpVvKop02OuJNnqDUUqDufeY3DBg+y7Y OrHtVtLVKQxUmIcXZyj0NlePpbmJABQvm55Urt6rCK6q2raN/kf4EofsJKLiQBpOzNe5 D6Sw== X-Gm-Message-State: ABuFfogCqq8DIyHJrmfO3KgIgbXQRoPPe7M8EGrK20V9Y8nB2u7XjfF/ p3FTnHOpP90FJEyZNbCWhv99yPVIpEg= X-Received: by 2002:a62:2c16:: with SMTP id s22-v6mr22981452pfs.6.1539712154005; Tue, 16 Oct 2018 10:49:14 -0700 (PDT) Received: from cloudburst.twiddle.net (174-21-9-133.tukw.qwest.net. [174.21.9.133]) by smtp.gmail.com with ESMTPSA id 6-v6sm17441210pgl.6.2018.10.16.10.49.12 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 16 Oct 2018 10:49:13 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Tue, 16 Oct 2018 10:48:50 -0700 Message-Id: <20181016174911.9052-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::52b Subject: [Qemu-devel] [PULL 00/21] tcg patch queue X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" The following changes since commit ff56877e911782dedc9a424233fd3f62369c258c: Merge remote-tracking branch 'remotes/kraxel/tags/vga-20181015-pull-request' into staging (2018-10-15 15:03:45 +0100) are available in the Git repository at: https://github.com/rth7680/qemu.git tags/pull-tcg-20181016 for you to fetch changes up to e3e9d1ea20c75718ce7c528c588a0a497f12f750: cputlb: read CPUTLBEntry.addr_write atomically (2018-10-16 10:04:27 -0700) ---------------------------------------------------------------- Queued tcg patches ---------------------------------------------------------------- Emilio G. Cota (10): tcg: access cpu->icount_decr.u16.high with atomics tcg: fix use of uninitialized variable under CONFIG_PROFILER tcg: plug holes in struct TCGProfile tcg: distribute tcg_time into TCG contexts target/alpha: remove tlb_flush from alpha_cpu_initfn target/unicore32: remove tlb_flush from uc32_init_fn exec: introduce tlb_init cputlb: fix assert_cpu_is_self macro cputlb: serialize tlb updates with env->tlb_lock cputlb: read CPUTLBEntry.addr_write atomically Richard Henderson (11): tcg: Implement CPU_LOG_TB_NOCHAIN during expansion tcg: Add tlb_index and tlb_entry helpers tcg: Split CONFIG_ATOMIC128 target/i386: Convert to HAVE_CMPXCHG128 target/arm: Convert to HAVE_CMPXCHG128 target/arm: Check HAVE_CMPXCHG128 at translate time target/ppc: Convert to HAVE_CMPXCHG128 and HAVE_ATOMIC128 target/s390x: Convert to HAVE_CMPXCHG128 and HAVE_ATOMIC128 target/s390x: Split do_cdsg, do_lpq, do_stpq target/s390x: Skip wout, cout helpers if op helper does not return target/s390x: Check HAVE_ATOMIC128 and HAVE_CMPXCHG128 at translate accel/tcg/atomic_template.h | 20 +++- accel/tcg/softmmu_template.h | 64 +++++----- include/exec/cpu-defs.h | 3 + include/exec/cpu_ldst.h | 30 ++++- include/exec/cpu_ldst_template.h | 25 ++-- include/exec/exec-all.h | 8 ++ include/qemu/atomic128.h | 155 ++++++++++++++++++++++++ include/qemu/timer.h | 1 - target/ppc/helper.h | 2 +- tcg/tcg.h | 20 ++-- accel/tcg/cpu-exec.c | 2 +- accel/tcg/cputlb.c | 235 +++++++++++++++++++----------------- accel/tcg/tcg-all.c | 2 +- accel/tcg/translate-all.c | 2 +- accel/tcg/user-exec.c | 5 +- cpus.c | 3 +- exec.c | 1 + monitor.c | 13 +- qom/cpu.c | 2 +- target/alpha/cpu.c | 1 - target/arm/helper-a64.c | 251 +++++++++++++++++++-------------------- target/arm/translate-a64.c | 38 +++--- target/i386/mem_helper.c | 9 +- target/ppc/mem_helper.c | 33 ++++- target/ppc/translate.c | 115 +++++++++--------- target/s390x/mem_helper.c | 202 +++++++++++++++---------------- target/s390x/translate.c | 45 +++++-- target/unicore32/cpu.c | 2 - tcg/tcg-op.c | 9 +- tcg/tcg.c | 25 +++- configure | 19 +++ 31 files changed, 830 insertions(+), 512 deletions(-) create mode 100644 include/qemu/atomic128.h