From patchwork Wed Aug 28 19:03:47 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 172412 Delivered-To: patch@linaro.org Received: by 2002:a92:d204:0:0:0:0:0 with SMTP id y4csp1171508ily; Wed, 28 Aug 2019 12:07:55 -0700 (PDT) X-Google-Smtp-Source: APXvYqwZ7QhQGWbZSwrKhiQDqaXg6DOZUR6a8+suq7DuXb1NAtgR+yTId5n0m6Y/trmCR1Kic0L1 X-Received: by 2002:a05:620a:130d:: with SMTP id o13mr5766805qkj.285.1567019275458; Wed, 28 Aug 2019 12:07:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1567019275; cv=none; d=google.com; s=arc-20160816; b=FySs3z3S6ywBh8Cnos6hC5EFSG3pgTtZwP2OzbExXxQZCec18vp4+RjEcIVqBQY23P 0V6H2Pq0A5dJaktwpTe0ja9Qlts2iaGCB3+SVOsxx1dpxVmF2E7flubG9hmnxc9fx5JI K+Dk8Ecgm7SGgqUr2QIbdAp5gePRiLpKfXVAs6t1vfeNKspamnEWHZYLrYdKR6PEOeS3 zVXeDAeo9RHyH02aekGx8jBXudKwHZR0QpunLP8v7jpBM2mqR2TAd0JNtS+SbvtGZ21Q HnhNHJusIeSvsuOClsU8VzaZaEMrVoFhUegRfu0j/Jt2tu7SO6osAQkl4+1Xi6q8B3sR NQZw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:message-id:date:to:from :dkim-signature; bh=s9P79p8xzPBZXs21e7DuKNHBq2BT565iMYq602qI4uw=; b=HxEqTaThxTO7TIsnLEAI41VI5W4Une6z54YnXyGUvTgblFDvRLeD0teyECvP5D/5MJ Dv9/tngCEBIje8/obOAiQ/gvbsRaXcUvaXjFGsswR0Fsn79SWiWyDfw5UNljj5C9j4KD uVHrzW7LadCtp6iX711hknxaMRxRf3yXbBOnu2GEnRR1kZ3pcabfU8l56vXCZr4dtFM2 8sY63LJjfPkhCBdOMrLY6HEtgHO528wZmCrSAxB6uqiqoE2Kl/2ZMMEXkGggE25BDOXB U8Lmqm6Sz+8Hbz4r6SRMY+MmdStYOL/3nut/CacBX0QPh5WUg2KANIOn8GZvkvsL1z2E TSTw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=rSZxPhVI; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id x4si156664qkj.50.2019.08.28.12.07.55 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 28 Aug 2019 12:07:55 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=rSZxPhVI; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:40334 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1i33IQ-0003gV-7b for patch@linaro.org; Wed, 28 Aug 2019 15:07:54 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:37296) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1i33Fd-0002vd-J1 for qemu-devel@nongnu.org; Wed, 28 Aug 2019 15:05:03 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1i33Fc-00083T-3y for qemu-devel@nongnu.org; Wed, 28 Aug 2019 15:05:01 -0400 Received: from mail-pf1-x42c.google.com ([2607:f8b0:4864:20::42c]:38750) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1i33Fb-00082q-Tt for qemu-devel@nongnu.org; Wed, 28 Aug 2019 15:05:00 -0400 Received: by mail-pf1-x42c.google.com with SMTP id o70so391440pfg.5 for ; Wed, 28 Aug 2019 12:04:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=s9P79p8xzPBZXs21e7DuKNHBq2BT565iMYq602qI4uw=; b=rSZxPhVIhE5L+RcsaqHafjyR15yPAtyZleMvpvOBsJeZ+JXGlTjpWSdHG5ZLrSSTEo PGvsQnqVFXC8wj7aOP/3S1EiUO3Ysn2yJn+KNscLfexOFRP7r8UNrZtKaqLYNvJK7tWG FKhTEUnTPFB6wYNPXKBKc42AGOb60ZKGnENr5lpiBveAaDPJlRIz92DXRdTa7UpD/A2i y7N4fAZFXYRs9kCv69P7WVPcxwENz7wPALG7lL50c1YT4fm+HypsSM1zhjCrUIz/TsTg mcpvSbRlV5izbAVCcKMK+quM/V6jC0jffyvV18Um9hRSVj719jW++KQm947OwnPM4GV6 hv4A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=s9P79p8xzPBZXs21e7DuKNHBq2BT565iMYq602qI4uw=; b=tgoRxQFH3+jB5ak8h/2QxdytCWECmy9lBw4srOpLZoRpVzu7hKEbAG5tXvTAW1fPYm VLB54+sz2oXvYlzN6zvJph0qk6fmiXM7QBncl3irokoCwSSCUuZ9QdTZ1Eku1PHYMBgr KIgCe4bUqQDS2zmVX4iS1mW38EG5613oJM2lasdOzEHpDhPcWypWNq7at6v0iHq337OK S2D+6zmYTgSgAtPvpgXI6hHoAtkEYE1dapHb/svZFxGBi6tcJaqBbMjJSnkaFl74dFW5 uQIgQZyifwcvpskJo8kHItgDan1uABvVrk5HmqkQ26QsHdS6ADLzZ4IZqHew1cqrdnHJ 3jIA== X-Gm-Message-State: APjAAAXLp+hcnuiprYO71q8aOV4TWx5dZch/rQLnA1+ifGSXOjzm36ZV sGvXg4gT8XiTVBE+W8G8//F/z2lSc3w= X-Received: by 2002:a62:1858:: with SMTP id 85mr6647818pfy.120.1567019098356; Wed, 28 Aug 2019 12:04:58 -0700 (PDT) Received: from localhost.localdomain (97-113-7-119.tukw.qwest.net. [97.113.7.119]) by smtp.gmail.com with ESMTPSA id f27sm2967944pgm.60.2019.08.28.12.04.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Aug 2019 12:04:57 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 28 Aug 2019 12:03:47 -0700 Message-Id: <20190828190456.30315-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::42c Subject: [Qemu-devel] [PATCH v3 00/69] target/arm: Convert aa32 base isa to decodetree X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" This unifies the implementation of the actual instructions for a32, t32, and t16. There are a number of changes from v2, mostly from review feedback. I think that I've annotated them all via "v3:" tags after the commit, but I may have missed some. The patches without Reviewed-by are: 0019-target-arm-Convert-T32-ADDW-SUBW.patch 0022-target-arm-Diagnose-UNPREDICTABLE-ldrex-strex-cas.patch 0035-target-arm-Convert-Clear-Exclusive-Barriers.patch 0057-target-arm-Convert-T16-Change-processor-state.patch r~ Richard Henderson (69): target/arm: Use store_reg_from_load in thumb2 code target/arm: Add stubs for aa32 decodetree target/arm: Convert Data Processing (register) target/arm: Convert Data Processing (reg-shifted-reg) target/arm: Convert Data Processing (immediate) target/arm: Convert multiply and multiply accumulate target/arm: Simplify UMAAL target/arm: Convert Saturating addition and subtraction target/arm: Convert Halfword multiply and multiply accumulate target/arm: Simplify op_smlaxxx for SMLAL* target/arm: Simplify op_smlawx for SMLAW* target/arm: Convert MSR (immediate) and hints target/arm: Convert MRS/MSR (banked, register) target/arm: Convert Cyclic Redundancy Check target/arm: Convert BX, BXJ, BLX (register) target/arm: Convert CLZ target/arm: Convert ERET target/arm: Convert the rest of A32 Miscelaneous instructions target/arm: Convert T32 ADDW/SUBW target/arm: Convert load/store (register, immediate, literal) target/arm: Convert Synchronization primitives target/arm: Diagnose UNPREDICTABLE ldrex/strex cases target/arm: Convert USAD8, USADA8, SBFX, UBFX, BFC, BFI, UDF target/arm: Convert Parallel addition and subtraction target/arm: Convert packing, unpacking, saturation, and reversal target/arm: Convert Signed multiply, signed and unsigned divide target/arm: Convert MOVW, MOVT target/arm: Convert LDM, STM target/arm: Diagnose writeback register in list for LDM for v7 target/arm: Diagnose too few registers in list for LDM/STM target/arm: Diagnose base == pc for LDM/STM target/arm: Convert B, BL, BLX (immediate) target/arm: Convert SVC target/arm: Convert RFE and SRS target/arm: Convert Clear-Exclusive, Barriers target/arm: Convert CPS (privileged) target/arm: Convert SETEND target/arm: Convert PLI, PLD, PLDW target/arm: Convert Unallocated memory hint target/arm: Convert Table Branch target/arm: Convert SG target/arm: Convert TT target/arm: Simplify disas_thumb2_insn target/arm: Simplify disas_arm_insn target/arm: Add skeleton for T16 decodetree target/arm: Convert T16 data-processing (two low regs) target/arm: Convert T16 load/store (register offset) target/arm: Convert T16 load/store (immediate offset) target/arm: Convert T16 add pc/sp (immediate) target/arm: Convert T16 load/store multiple target/arm: Convert T16 add/sub (3 low, 2 low and imm) target/arm: Convert T16 one low register and immediate target/arm: Convert T16 branch and exchange target/arm: Convert T16 add, compare, move (two high registers) target/arm: Convert T16 adjust sp (immediate) target/arm: Convert T16, extract target/arm: Convert T16, Change processor state target/arm: Convert T16, Reverse bytes target/arm: Convert T16, nop hints target/arm: Split gen_nop_hint target/arm: Convert T16, push and pop target/arm: Convert T16, Conditional branches, Supervisor call target/arm: Convert T16, Miscellaneous 16-bit instructions target/arm: Convert T16, shift immediate target/arm: Convert T16, load (literal) target/arm: Convert T16, Unconditional branch target/arm: Convert T16, long branches target/arm: Clean up disas_thumb_insn target/arm: Inline gen_bx_im into callers target/arm/translate.c | 7166 +++++++++++++++------------------- target/arm/Makefile.objs | 24 + target/arm/a32-uncond.decode | 74 + target/arm/a32.decode | 534 +++ target/arm/t16.decode | 281 ++ target/arm/t32.decode | 631 +++ 6 files changed, 4641 insertions(+), 4069 deletions(-) create mode 100644 target/arm/a32-uncond.decode create mode 100644 target/arm/a32.decode create mode 100644 target/arm/t16.decode create mode 100644 target/arm/t32.decode -- 2.17.1