From patchwork Tue Dec 10 16:16:24 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 848806 Delivered-To: patch@linaro.org Received: by 2002:adf:ec08:0:b0:385:e875:8a9e with SMTP id x8csp415626wrn; Tue, 10 Dec 2024 08:18:48 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCX/98V3u+hjRolRjONp82QXM0dVAUMELuUNYF4+GuA91+4RrIH/7n3qHdiHcpmEZbaKZKG3+w==@linaro.org X-Google-Smtp-Source: AGHT+IE5rJDet9jQ1mafwtFjJAlg3lVR8t6e1IlHJ2bcy6Q2gjZabP7tr9HGLsJJNx49JaMnBlij X-Received: by 2002:a05:620a:4486:b0:7b6:dddb:b88 with SMTP id af79cd13be357-7b6dddb0cd9mr676917085a.38.1733847525992; Tue, 10 Dec 2024 08:18:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733847525; cv=none; d=google.com; s=arc-20240605; b=cjQ8lyvhmDm6MFJc6qgpRO4poZSMaVlptaryiKe9fs40IopTemCGWD0b9TN0oMqghQ p07BZ2xIdRYTC48vMzF4Doo3e4iq+HYn5ysq66h4kzLYfUphS9bVtbW69i68WN8f8KED cumvH/jzdlql6N0nw7+hq+3fNt0piXOZo5aWJnv+xQyti18MLc7pdvigFVQg43iNgDBK ZV9vWtdegfRKU5w1hZLn+Ph/OAlt00JGHEHIW3Gtr3ZNT42vD2REw+dhGGCzOEGh5Rl2 sLEySlKoApX0vZYQE2471aTMWDYnlluYn+koaAAR1+jlB+3vMndeNvswVFPeXKNNa7Mi cy4g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature; bh=PyLVQvN/SswxDvNgDRjPnWQqQm43Ri2JxpixcdvW9EI=; fh=9Ev+QBUhk6P6vR3LT1wYeDLexozsz44nqjfoyPajZCc=; b=O5+M0/t13aOgIqPlFCHzkSlLHIAYFcr1ej4TI51Az9uMpRtefkcMMKoCdoQolZP3OE GGzPp+nE8wE4ihSMdapurKIRaYhDR35P5Xhc87MY0CXncFf+rIAr0RkQmBTY/zBvdwp3 5soVOopPY5wQCYn+41HdhDVcGcwlTz/gfARgxAI6zyRoB0kE0dbaNWPI4v4sRK3agKzr uTziLa1k3ndFukcmHEX188ErITRN2kp1zx3smG/qa+1pWCQTEK0xVuyHX9N/tlTtDnP9 hCGnrvSrzR9op80l+6u4hLCmRnSTML6osgVr8i8lCY/OvxyDYGtKfoA0ZQ/WQZVuqy5a 0vTA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=kf0Fgzlc; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id ada2fe7eead31-4afe8e0b9f1si1442187137.368.2024.12.10.08.18.45 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 10 Dec 2024 08:18:45 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=kf0Fgzlc; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tL2vt-0002OL-FG; Tue, 10 Dec 2024 11:17:57 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tL2vl-0002Ng-AF for qemu-devel@nongnu.org; Tue, 10 Dec 2024 11:17:49 -0500 Received: from mail-lf1-x12f.google.com ([2a00:1450:4864:20::12f]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tL2vh-0006Ev-Um for qemu-devel@nongnu.org; Tue, 10 Dec 2024 11:17:48 -0500 Received: by mail-lf1-x12f.google.com with SMTP id 2adb3069b0e04-540254357c8so1117683e87.1 for ; Tue, 10 Dec 2024 08:17:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1733847462; x=1734452262; darn=nongnu.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=PyLVQvN/SswxDvNgDRjPnWQqQm43Ri2JxpixcdvW9EI=; b=kf0FgzlcqCfh/hcZxNQldAlJrUDkFqZ7Q9QyXAlh6BFZ1FkFfxWrLdmPqbdzigUDbd 8thKVOjbbavCOxRdDfeAuKERaBFR85WnGXFVZZbMoWe/WZFyAP8BqtiJQ/QThol6QM5x mtyp5JrCa/PxlgnIZNB+VTN5lCsWjmfF/1MT8bG8OqNrORkAFpEZRY2MrOJJFy6DTOEw EFgyEq5KyKb3JMEIja7g60ec46YrdzVhXi6sK1WamYv2U0TMAd/Od9AyomyeIiSoizkS gTZmUy6aFtPz0CcywoLNDJO4pY0r1vT0kgzX/lVtNicxlsZNWdimbDelcqZcP/QXNoPa FtZA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733847462; x=1734452262; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=PyLVQvN/SswxDvNgDRjPnWQqQm43Ri2JxpixcdvW9EI=; b=VnD+JB/PWQ8ZG/kirfqfBv48Tfh+auQIC49z53Cj2x7cCo9tBGYEZwnNztbA4Sy84j B9rFQBiNRypF99K/sm/lT6fX1UcigMjAC+EdOk5ydGn7E1TbvVRhMpFvQwwDS4LA9oMP Y3qJXR/TPQI2c2QN0BBsnc/plCm+7LmO/Tc9rSyu8FjWXnIvBUrrpmF+yyDmLRZdcLrS EARRax6YQbUbwc/Zey5w/4cF4l6pJiZcVoawp1mljzhTLA+j6sIdlU4mrqUapdKad+BL JSZFQQULCgGX75XEna9swEraJtYn6/kes5WkliCRycmkTHjPBC1J1tiKDIPTUvgsHU5j 7ngA== X-Gm-Message-State: AOJu0YwrNeIF5Ez4yozRW6Lb5qO3h9A4rcI/dUr3BIUtx/UP02rIsLeA TGFMF1TuFDKiNtigS5V0Bzyzpws8pMBrsNioTMEx9wEFw8+923rfQqfyaIvbSRiTACD8c/y0ie+ ZYGEdjFqZ X-Gm-Gg: ASbGncu2AVs1uujlVUoyHomnUYixlPFSdv5+EorqQZSCVbs+Xv27bW7cly9B8bKobX8 P4HVQNWN3m3F4Ca9vx1RnZ9oDyih+Ppv75dIX+/tMAMU+rpNBObgr7fzVWkgSxZp1PIZV3GoOnr UybFkxalWwrLkV7avfwXUhtiyAO8pTKiy46AVCcQezPQSnfEI1XrkQftGBOT5G4L55KpfYq/zLT vJOegHYwJirPd/ZucyjnBTXvDn8owL2yYqRukUIYRlxwrpoRsLWVSMrofk= X-Received: by 2002:a05:6512:39ca:b0:540:228d:b8e3 with SMTP id 2adb3069b0e04-5402410f377mr2099162e87.44.1733847462335; Tue, 10 Dec 2024 08:17:42 -0800 (PST) Received: from stoup.. ([91.209.212.80]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-53f93377eefsm1026343e87.67.2024.12.10.08.17.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Dec 2024 08:17:40 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org Subject: [PATCH v2 00/69] target/arm: AArch64 decodetree conversion, final part Date: Tue, 10 Dec 2024 10:16:24 -0600 Message-ID: <20241210161733.1830573-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::12f; envelope-from=richard.henderson@linaro.org; helo=mail-lf1-x12f.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Finish the conversion of all aarch64 instructions to decodetree. Changes for v2: - Apply review nits as appropriate. - Split out gen_gvec_fabs, gen_gvec_fneg and share with a32 neon. Patches lacking review: 23-target-arm-Fix-decode-of-fp16-vector-fabs-fneg.patch 24-target-arm-Convert-FMOV-FABS-FNEG-scalar-to-decod.patch 29-target-arm-Convert-BFCVT-to-decodetree.patch 43-target-arm-Convert-handle_rev-to-decodetree.patch 53-target-arm-Implement-gen_gvec_fabs-gen_gvec_fneg.patch 57-target-arm-Convert-FCVT-vector-integer-scalar-to-.patch 58-target-arm-Convert-FCVT-vector-fixed-point-scalar.patch 60-target-arm-Convert-US-CVTF-vector-fixed-point-sca.patch 62-target-arm-Convert-US-CVTF-vector-to-decodetree.patch 63-target-arm-Convert-FCVTZ-SU-vector-fixed-point-to.patch 64-target-arm-Convert-FCVT-vector-integer-to-decodet.patch 67-target-arm-Introduce-gen_gvec_urecpe-gen_gvec_urs.patch 68-target-arm-Convert-URECPE-and-URSQRTE-to-decodetr.patch r~ Richard Henderson (69): target/arm: Add section labels for "Data Processing (register)" target/arm: Convert UDIV, SDIV to decodetree target/arm: Convert LSLV, LSRV, ASRV, RORV to decodetree target/arm: Convert CRC32, CRC32C to decodetree target/arm: Convert SUBP, IRG, GMI to decodetree target/arm: Convert PACGA to decodetree target/arm: Convert RBIT, REV16, REV32, REV64 to decodetree target/arm: Convert CLZ, CLS to decodetree target/arm: Convert PAC[ID]*, AUT[ID]* to decodetree target/arm: Convert XPAC[ID] to decodetree target/arm: Convert disas_logic_reg to decodetree target/arm: Convert disas_add_sub_ext_reg to decodetree target/arm: Convert disas_add_sub_reg to decodetree target/arm: Convert disas_data_proc_3src to decodetree target/arm: Convert disas_adc_sbc to decodetree target/arm: Convert RMIF to decodetree target/arm: Convert SETF8, SETF16 to decodetree target/arm: Convert CCMP, CCMN to decodetree target/arm: Convert disas_cond_select to decodetree target/arm: Introduce fp_access_check_scalar_hsd target/arm: Introduce fp_access_check_vector_hsd target/arm: Convert FCMP, FCMPE, FCCMP, FCCMPE to decodetree target/arm: Fix decode of fp16 vector fabs, fneg target/arm: Convert FMOV, FABS, FNEG (scalar) to decodetree target/arm: Pass fpstatus to vfp_sqrt* target/arm: Remove helper_sqrt_f16 target/arm: Convert FSQRT (scalar) to decodetree target/arm: Convert FRINT[NPMSAXI] (scalar) to decodetree target/arm: Convert BFCVT to decodetree target/arm: Convert FRINT{32,64}[ZX] (scalar) to decodetree target/arm: Convert FCVT (scalar) to decodetree target/arm: Convert handle_fpfpcvt to decodetree target/arm: Convert FJCVTZS to decodetree target/arm: Convert handle_fmov to decodetree target/arm: Convert SQABS, SQNEG to decodetree target/arm: Convert ABS, NEG to decodetree target/arm: Introduce gen_gvec_cls, gen_gvec_clz target/arm: Convert CLS, CLZ (vector) to decodetree target/arm: Introduce gen_gvec_cnt, gen_gvec_rbit target/arm: Convert CNT, NOT, RBIT (vector) to decodetree target/arm: Convert CMGT, CMGE, GMLT, GMLE, CMEQ (zero) to decodetree target/arm: Introduce gen_gvec_rev{16,32,64} target/arm: Convert handle_rev to decodetree target/arm: Move helper_neon_addlp_{s8,s16} to neon_helper.c target/arm: Introduce gen_gvec_{s,u}{add,ada}lp target/arm: Convert handle_2misc_pairwise to decodetree target/arm: Remove helper_neon_{add,sub}l_u{16,32} target/arm: Introduce clear_vec target/arm: Convert XTN, SQXTUN, SQXTN, UQXTN to decodetree target/arm: Convert FCVTN, BFCVTN to decodetree target/arm: Convert FCVTXN to decodetree target/arm: Convert SHLL to decodetree target/arm: Implement gen_gvec_fabs, gen_gvec_fneg target/arm: Convert FABS, FNEG (vector) to decodetree target/arm: Convert FSQRT (vector) to decodetree target/arm: Convert FRINT* (vector) to decodetree target/arm: Convert FCVT* (vector, integer) scalar to decodetree target/arm: Convert FCVT* (vector, fixed-point) scalar to decodetree target/arm: Convert [US]CVTF (vector, integer) scalar to decodetree target/arm: Convert [US]CVTF (vector, fixed-point) scalar to decodetree target/arm: Rename helper_gvec_vcvt_[hf][su] with _rz target/arm: Convert [US]CVTF (vector) to decodetree target/arm: Convert FCVTZ[SU] (vector, fixed-point) to decodetree target/arm: Convert FCVT* (vector, integer) to decodetree target/arm: Convert handle_2misc_fcmp_zero to decodetree target/arm: Convert FRECPE, FRECPX, FRSQRTE to decodetree target/arm: Introduce gen_gvec_urecpe, gen_gvec_ursqrte target/arm: Convert URECPE and URSQRTE to decodetree target/arm: Convert FCVTL to decodetree target/arm/helper.h | 43 +- target/arm/tcg/helper-a64.h | 7 - target/arm/tcg/translate.h | 35 + target/arm/tcg/gengvec.c | 369 ++ target/arm/tcg/helper-a64.c | 104 - target/arm/tcg/neon_helper.c | 106 +- target/arm/tcg/translate-a64.c | 5670 ++++++++++--------------------- target/arm/tcg/translate-neon.c | 337 +- target/arm/tcg/translate-vfp.c | 6 +- target/arm/tcg/vec_helper.c | 65 +- target/arm/vfp_helper.c | 16 +- target/arm/tcg/a64.decode | 502 ++- 12 files changed, 2888 insertions(+), 4372 deletions(-)