From patchwork Wed Apr 2 22:23:20 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 877744 Delivered-To: patch@linaro.org Received: by 2002:a5d:6dae:0:b0:38f:210b:807b with SMTP id u14csp2985866wrs; Wed, 2 Apr 2025 15:24:44 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCU3uio4/8fKKfoefxs5VEaLyFqGP3MZp43yHwbee+dbavpW4zaEEZuPmmLdjNnistW4BGgOzw==@linaro.org X-Google-Smtp-Source: AGHT+IGvCbPNYnZMVzRCF2zPpA3NTm264+q6nVtiW+qFLYdNvU/gSxgZi2RkaO5UqaTpk0fL5iMf X-Received: by 2002:a05:6214:2a49:b0:6e8:f4e2:26d9 with SMTP id 6a1803df08f44-6ef02d0d895mr62766356d6.35.1743632683888; Wed, 02 Apr 2025 15:24:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1743632683; cv=none; d=google.com; s=arc-20240605; b=dt0GdWnzrxPkttovaVlXroNqOjoXCxC+IWht+U6O19+HXiMC1c2zg++YyTibTaOKCl jHdkNPhSfIP5TxMNMLX7CvgkIMY88/FxtK3ca7rbfegOC4tgF5WRreQM6Q3sxcLhjyo/ Yl1wFjucoLL+zT4D1/ARJNrdYQvI0YSte9VYSo4zcWMA+X7Q3Vs1Y5BiRUudxnCX7GCC b43/Kp9jCKledkJKX9URz1cxkIZxuGikV4u6T9clUooMV8+RyogkVRae020O6IZh9FI/ Ttvfv3R4Q1g0v2K+4YKVoW5dOyZz0Girip0Gzslr+GltBkgM73UOADGaa8EuLMUuxyEJ GYLQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature; bh=o3yDZx0SYYuYZC9VlbBBkMM4s3bJRYFJ9WPnZkWGKps=; fh=ILu9n9UJYyGKJ+F9rVBU1LrxK5aJ3ihMVgUEh7OR7WA=; b=Afh9suHal8RrHYNE7nX0SxQL3kLqabXoSo+qI2WT52YuFQIZ9civFgqEDVuyqC+xru nGzsuw5BLwFbMjvEcAWKk0LCOHrwmcWqvUCHE5G5Cfcb3gwnNpwzNIgao5eQ8xq1n8XH u2qs87e5FIAZ92WMRmsGnIM873uTfqTIqXVzM8fmbkM3jAOM6up8lfCiQw3AUxIKe3W0 acbpyxH0OT3wIP703BeHy58kp1MfYCZ9kzJDOjaft5FCNQp14v5aBG/4imMo6MulH8vj bwfLo1kpBB82sgcM3EH/wwD75LUL/7kPaVypP/kbetWEoxdqLL86ymazTNnQvismAE0N Lk+Q==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wJRu1K57; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 6a1803df08f44-6ef0f12a92dsi297116d6.350.2025.04.02.15.24.43 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Wed, 02 Apr 2025 15:24:43 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wJRu1K57; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1u06Uv-0004cr-MR; Wed, 02 Apr 2025 18:23:49 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1u06Us-0004bp-O7 for qemu-devel@nongnu.org; Wed, 02 Apr 2025 18:23:46 -0400 Received: from mail-wm1-x32d.google.com ([2a00:1450:4864:20::32d]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1u06Um-0002Lb-E0 for qemu-devel@nongnu.org; Wed, 02 Apr 2025 18:23:46 -0400 Received: by mail-wm1-x32d.google.com with SMTP id 5b1f17b1804b1-43948021a45so2140465e9.1 for ; Wed, 02 Apr 2025 15:23:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743632616; x=1744237416; darn=nongnu.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=o3yDZx0SYYuYZC9VlbBBkMM4s3bJRYFJ9WPnZkWGKps=; b=wJRu1K57eCwbO2GxHQX4aYpu0HYpbuwH7CmGlKuCApa3jPvm7lXlal46u9Iu5d2FE4 agtcRQmMsflNjKSihJGna845ueDnSOH6sPvRIpWFx5WY7QSub9P+Z/kPmaJvI0TuZaFd DUJxSXFTIb5O8w5lI6R6JW4s4tw9RV3159+7PJYZ9gutviHDfzBJzZZQA9yL4GAJzbUI NvekfyuGD72Cv5fni9CB2G+5vwKaQB1ihe7b5d4xhkWFAtdYDVczKLoitL5W5YbD4t+J LMqjtFgvzF7VsegbJMbK8KGE82ACZFZUzYF2k9cnvrHq5kGLX3sCwj1Bodat2UrTIVVC mwXA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743632616; x=1744237416; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=o3yDZx0SYYuYZC9VlbBBkMM4s3bJRYFJ9WPnZkWGKps=; b=YFw+RuXerPWhh26jWtGhxOK+e5ZonmNGsFnWN4gGVCUSvzCXzVGnUrVPoF70tFsKML nl+oKnX9LdBldZRtZNa5N3DOQXFgZeQ6fc4u+KiImHPhvnX0xqCvz3Yha68dlLrcx6u+ CU+kSRigxomLjAbAMznmovbBJk6eY1Dyr1ZfgQrz8uvtkrp6XkGLdW19LDQ973F/LRAy E17VVreJyNun1qADc4Juj5mNY3jyBw+2epPpXdJKHe1aFk+vLeCKzsaWDXGezQQKaMCf tseUmSUuK2ipKCkLmcQtGB9sac0fNpgwh9yw+URZkZ25H+jaOReZmydUiZr7vpUplxyN OsUw== X-Gm-Message-State: AOJu0Yyv4gwBERAfKTcavhpwHzkkAtocIxv7XX/xDxnDhKhxi9mRMKbp CqAZkTMg8kJKZHIkwHGClVYFDHqzIJX+FTgD0Dr06ZN3aeJxRGCVgpvG+ByNF3Mn9VQ7Tst5H+T L X-Gm-Gg: ASbGncv0/Bhbn9qtcVQl9/MEeYIUkBGWo8ibT3Gm08TuRHJHMFRCUN5URUZoTzHNsW+ 34HA3YlSTzjGkaMBhkqa34ueeLyjzH7fIdS9gdunfXIjPmfcQuvT0+v82uG1qnvu9xM6BtYrBqN CmdlILBziV69ZLAT5yICqy6YmAhENe0p5jZKs1HSE5lrqvq7rLzjHcnPexcjSqhEieqjU5RLuff BaNZfz3JVQc4yr9tEYIrJLFBCvieRmfvGul1kiKLkPad+8xPVqHAnLsSLJQqSCLZZpKJnO0fwGr 8aiDoZ04fcinLn99TnhJlfye0rjfGfao2HnxToI6biE81bjYDnxxY9vhfc5zgLQwy1twKM25GQk xmreRQj7UgP46EjCW1L4= X-Received: by 2002:a05:600c:45c8:b0:43c:f513:9585 with SMTP id 5b1f17b1804b1-43db6247b2cmr169912365e9.13.1743632616610; Wed, 02 Apr 2025 15:23:36 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43ec342a1fesm444175e9.3.2025.04.02.15.23.34 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Wed, 02 Apr 2025 15:23:36 -0700 (PDT) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org, Pierrick Bouvier , Peter Maydell , =?utf-8?q?Philippe_Mathieu-Daud?= =?utf-8?q?=C3=A9?= Subject: [PATCH-for-10.1 00/13] arm: Spring header cleanups Date: Thu, 3 Apr 2025 00:23:20 +0200 Message-ID: <20250402222334.66511-1-philmd@linaro.org> X-Mailer: git-send-email 2.47.1 MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::32d; envelope-from=philmd@linaro.org; helo=mail-wm1-x32d.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org This series is more useful for heterogeneous emulation preparation than single binary, because it allows non-ARM hw/ code to configure ARM cores, so not using target-specific APIs. I figured some patches could be useful to Pierrick "build hw/arm once" series (in particular arm_cpu_has_feature). Philippe Mathieu-Daudé (13): target/arm/cpu-features: Include missing 'cpu.h' header target/arm/qmp: Include missing 'cpu.h' header target/arm/kvm: Include missing 'cpu-qom.h' header target/arm/hvf: Include missing 'cpu-qom.h' header hw/arm: Remove unnecessary 'cpu.h' header target/arm: Restrict inclusion of 'multiprocessing.h' target/arm: Move some definitions from 'cpu.h' to 'multiprocessing.h' hw/arm: Include missing 'target/arm/gtimer.h' header target/arm: Extract PSCI definitions to 'psci.h' target/arm: Extract feature definitions to 'cpu_has_feature.h' header target/arm: Add arm_cpu_has_feature() helper hw/arm/realview: Replace arm_feature() -> arm_cpu_has_feature() hw/arm/virt-acpi: Replace arm_feature() -> arm_cpu_has_feature() include/hw/arm/boot.h | 3 +- target/arm/cpu-features.h | 1 + target/arm/cpu.h | 78 +----------------------------------- target/arm/cpu_has_feature.h | 67 +++++++++++++++++++++++++++++++ target/arm/hvf_arm.h | 2 +- target/arm/kvm_arm.h | 1 + target/arm/multiprocessing.h | 18 +++++++++ target/arm/psci.h | 18 +++++++++ hw/arm/aspeed_ast2600.c | 1 + hw/arm/aspeed_ast27x0.c | 2 + hw/arm/bananapi_m2u.c | 1 + hw/arm/bcm2838.c | 1 + hw/arm/boot.c | 1 + hw/arm/exynos4210.c | 3 +- hw/arm/fsl-imx8mp.c | 1 + hw/arm/highbank.c | 2 +- hw/arm/imx8mp-evk.c | 1 + hw/arm/mcimx6ul-evk.c | 1 + hw/arm/mcimx7d-sabre.c | 1 + hw/arm/mps3r.c | 2 +- hw/arm/npcm8xx.c | 2 + hw/arm/orangepi.c | 1 + hw/arm/realview.c | 10 ++--- hw/arm/sbsa-ref.c | 2 + hw/arm/smmuv3.c | 1 - hw/arm/virt-acpi-build.c | 4 +- hw/arm/virt.c | 1 + hw/arm/xlnx-versal-virt.c | 1 + hw/arm/xlnx-zcu102.c | 1 + hw/vmapple/vmapple.c | 3 ++ target/arm/arm-qmp-cmds.c | 1 + target/arm/cpu.c | 8 ++++ target/arm/helper.c | 1 + target/arm/hvf/hvf.c | 1 + target/arm/kvm.c | 1 + target/arm/tcg/op_helper.c | 2 + target/arm/tcg/psci.c | 1 + 37 files changed, 156 insertions(+), 90 deletions(-) create mode 100644 target/arm/cpu_has_feature.h create mode 100644 target/arm/psci.h Reviewed-by: Pierrick Bouvier