From patchwork Fri Apr 18 17:28:54 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 882327 Delivered-To: patch@linaro.org Received: by 2002:a5d:474d:0:b0:38f:210b:807b with SMTP id o13csp916244wrs; Fri, 18 Apr 2025 10:29:49 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCUdLE2y386yk9Qx1OalUseTi99ETpLPVB4ClNuJCX2olNdNR0A4cfTm6OdN+Dq56GtPonkLXg==@linaro.org X-Google-Smtp-Source: AGHT+IH0TPgW0O/7iixyZGv8/XXsfoMsbyKd+nlC92l8BO99AY3lJ6MQUyV9t8VJsCoF2wTvf34B X-Received: by 2002:a05:6214:d8d:b0:6d4:1680:612d with SMTP id 6a1803df08f44-6f2c43a386bmr60113186d6.0.1744997389157; Fri, 18 Apr 2025 10:29:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1744997389; cv=none; d=google.com; s=arc-20240605; b=K4uiq5/hmkJkGde829kjon8nx0qvGP8naoE7/98+JVFWWHWuaFbtHDd9T0jvGxUjmA 62a/UeDy2USZZ1IsAQN+tcfwhrlIg0l/e8RB+Ul+Ab68pfoKQCIOoCw1nXzGCsZgGVSV XHcYyH2bYJhdC4icyeNsqJaLFQXNOEukqdH4PPwLyZiB5dPPmI07oT+whLLGSOMrtgLs TYIZQPT+ejfcEvSK+ZgRFbgKXdC0dZMpF3K8YK11oveicc88jjpYeIOJXVODOh6Eg3Dx dRdASa9yy3DVZ+At0oid0sbDaEjVwVSBYh2lxmEkXVcG+IVDvL2nHUP+xAr2PfHA4eFe 8K6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature; bh=OzC0Dt4axD2vzq8g8kwhE9o+49flV7m5pWt3/D7F2Rk=; fh=98FKcUbfHOMAWlQQi9/5y14VVYgcGa56vjU1mKYkvXI=; b=MTBPGGcyKq6rzNX2xzavli0VwWcEY1ddRrShhUVrv4E6J2lYvN1yUuJyknRqIj20Lt d007lksSNFiD8+s7juW1QTN9qV9v+xj6WpBFZcUhfIlJq8iptHgvBR6hkp3q7D8SX+op JoiAjWC93VszIoXTtCZyzqTCjf9CNqcK1RJdf/lDfKdbs5h4I5Rvp1dsM3YjD+egAf7u lp0P80cy4Nx3GfSrAWYlxk7NDr66ztdZOeZu8i2Q17SJOyhR1sduQvohp0qenPcWiv/J qYCmHMKWwD1vwAUazbt0ZlkTkExA/b4gUpr752uL0M4Pzks3mo0sDVmPZS7T3jRoUkI+ SPmw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Wd1YdBam; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 6a1803df08f44-6f2c2c17badsi26015556d6.346.2025.04.18.10.29.48 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 18 Apr 2025 10:29:49 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Wd1YdBam; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1u5pWe-00026Y-Pw; Fri, 18 Apr 2025 13:29:16 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1u5pWc-000265-L6 for qemu-devel@nongnu.org; Fri, 18 Apr 2025 13:29:14 -0400 Received: from mail-wm1-x32f.google.com ([2a00:1450:4864:20::32f]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1u5pWa-0008IW-Or for qemu-devel@nongnu.org; Fri, 18 Apr 2025 13:29:14 -0400 Received: by mail-wm1-x32f.google.com with SMTP id 5b1f17b1804b1-43cfebc343dso16852815e9.2 for ; Fri, 18 Apr 2025 10:29:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1744997350; x=1745602150; darn=nongnu.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=OzC0Dt4axD2vzq8g8kwhE9o+49flV7m5pWt3/D7F2Rk=; b=Wd1YdBamqO3viHc6NHRrVceNvxeamFIe3ps5wAL5KlKi0TeZ95s4ImrQGekNoR4Ihi hy57W6jUklpkl00kyzCxTR8Ozk0D46d0M5Sw+wSdwOSn9n4kBjAhUfmnF188l/yQR8gv Csdiek4AAQbeZpH+F+Q32DzEjpJEYwBuSr3+8j2CH94Qrz46NDzYotA5HdsMcyCfuZQ6 55SrQ5bzSLxcuTx0iYmxBdvtbJeCl49W8xZ6djKqwGtvPpLBEBoQQ+3GglFNbXhQjqOn 6Xotl0xyDaEeb/+SkrpAMjIiDbQJQjYzdqZAjeoOPqLRNVdiS6VhKPYAfl2hsnBnC2/3 hWwQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744997350; x=1745602150; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=OzC0Dt4axD2vzq8g8kwhE9o+49flV7m5pWt3/D7F2Rk=; b=AgeBsoqtnl1eZA4F9mLi9aTeZDNSToO+5C+LxAAs88bavlE/go7ojr4Og1ulQxAjCX tYaiIwhRy2inW3r3YgsKJzfZZa+wOqpdgvpTIsGSjKtzy4RIv5VdCdmk8hAjL1RevSRp VfCGkBNc/wYO8BCjZk8PAF6Ba0d4hitYFVoKfpCKOoixN7pKTB+c8QbP++XoBgWy2eQf +7KFFk/xtvHu2MeTXSqf69fgMTYU9Y1pE/83nEhR/dMd/csff7hsjxYnAoUlr/mug5Xa NhReucTw8bQwbRFz7oZXolgs+APVJu7O+g0hkHIfNDb0BXcWhZcSwl+1EY3h+ojQdoMW kFqw== X-Gm-Message-State: AOJu0YwJhZn3itIlMz4kryiXdM1rwiOXav3xkYvCHGcDZggQqqiQvMtd W4EUylYrIEbCneA3ZUu78QD/MceAKHK+Yj2oFEQSL0xX16Z77jDWT1v2AB6IEukippg7h/uKzry S X-Gm-Gg: ASbGncuKxRv1t1F2uA9gT/zUqJEUp5qh4VPpMYf6P84E/BYXDywD8t5BJu4NUd410fc kDdVTVj/E2ykBBUTN+Zme1cXZK82yskzbqkgPw/F1mn5SX7x/0XQKTc6OqRB5qLinNiuD1iWDlN qY+PU1Wli62QKMPRdP17afHUhHq8eJdgqREOPu0ywdEbG7928Nrbr9+ch27ofYqjkT5ZIv+d2+J R7vz7r4DcnX9MOIxNv98aw767wMAS/scEAeE1Ho/41HkI8tcx1hbHvL5c8VkelV0/v7r4AXDg2i kkKwG98NtcqQuPnlAk2+Y1H7avSMZJ9A5ATC7WjgniANexepKAg611ER1aRewKmbQX2vH9UPB3D rDE88zZ2VGWoxL+Q= X-Received: by 2002:a5d:47ad:0:b0:39e:e217:28ce with SMTP id ffacd0b85a97d-39efba38006mr3060918f8f.2.1744997350298; Fri, 18 Apr 2025 10:29:10 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4406e0cc627sm18612265e9.1.2025.04.18.10.29.09 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Fri, 18 Apr 2025 10:29:09 -0700 (PDT) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org, Pierrick Bouvier Cc: Richard Henderson , Anton Johansson Subject: [RFC PATCH v3 00/14] single-binary: Make hw/arm/ common Date: Fri, 18 Apr 2025 19:28:54 +0200 Message-ID: <20250418172908.25147-1-philmd@linaro.org> X-Mailer: git-send-email 2.47.1 MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::32f; envelope-from=philmd@linaro.org; helo=mail-wm1-x32f.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Since v2: - More comments from Pierrick addressed - Use GList to register valid CPUs list - Remove all TARGET_AARCH64 uses in hw/arm/ Since v1: - Dropped unrelated / irrelevant patches - Addressed Pierrick comments - Added R-b tag - Only considering machines, not CPUs. Hi, At this point this series is mostly a draft for Pierrick. After introducing the generic TargetInfo API [*], we implement the ARM variants, then use the API to remove target-specific code, allowing to eventually remove the target-specific arm_ss[] source set in meson.build, having all objects in arm_common_ss[]. Regards, Phil. Available here, based on tcg-next: https://gitlab.com/philmd/qemu/-/tags/single-binary-hw-arm-rfc-v3 Philippe Mathieu-Daudé (14): qapi: Rename TargetInfo structure as BinaryTargetInfo qemu: Convert target_name() to TargetInfo API system/vl: Filter machine list available for a particular target binary hw/arm: Register TYPE_TARGET_ARM/AARCH64_MACHINE QOM interfaces hw/core: Allow ARM/Aarch64 binaries to use the 'none' machine hw/arm: Filter machine types for qemu-system-arm/aarch64 binaries meson: Prepare to accept per-binary TargetInfo structure implementation config/target: Implement per-binary TargetInfo structure (ARM, AARCH64) hw/arm/aspeed: Build objects once hw/arm/raspi: Build objects once hw/core/machine: Allow dynamic registration of valid CPU types hw/arm/virt: Register valid CPU types dynamically qemu/target_info: Add target_aarch64() helper hw/arm/virt: Replace TARGET_AARCH64 -> target_aarch64() meson.build | 11 +++ qapi/machine.json | 12 ++-- include/hw/arm/machines-qom.h | 18 +++++ include/hw/boards.h | 8 +++ include/hw/core/cpu.h | 2 - include/qemu/target_info-impl.h | 26 +++++++ include/qemu/target_info.h | 34 +++++++++ configs/targets/aarch64-softmmu.c | 22 ++++++ configs/targets/arm-softmmu.c | 22 ++++++ cpu-target.c | 5 -- hw/arm/aspeed.c | 115 ++++++++++++++++++++++++++++-- hw/arm/b-l475e-iot01a.c | 6 ++ hw/arm/bananapi_m2u.c | 6 ++ hw/arm/bcm2836.c | 5 +- hw/arm/collie.c | 6 ++ hw/arm/cubieboard.c | 6 ++ hw/arm/digic_boards.c | 6 ++ hw/arm/exynos4_boards.c | 11 +++ hw/arm/fby35.c | 6 ++ hw/arm/highbank.c | 11 +++ hw/arm/imx25_pdk.c | 6 ++ hw/arm/imx8mp-evk.c | 5 ++ hw/arm/integratorcp.c | 6 ++ hw/arm/kzm.c | 6 ++ hw/arm/mcimx6ul-evk.c | 6 ++ hw/arm/mcimx7d-sabre.c | 6 ++ hw/arm/microbit.c | 6 ++ hw/arm/mps2-tz.c | 21 ++++++ hw/arm/mps2.c | 21 ++++++ hw/arm/mps3r.c | 6 ++ hw/arm/msf2-som.c | 6 ++ hw/arm/musca.c | 11 +++ hw/arm/musicpal.c | 6 ++ hw/arm/netduino2.c | 6 ++ hw/arm/netduinoplus2.c | 6 ++ hw/arm/npcm7xx_boards.c | 26 +++++++ hw/arm/npcm8xx_boards.c | 5 ++ hw/arm/olimex-stm32-h405.c | 6 ++ hw/arm/omap_sx1.c | 11 +++ hw/arm/orangepi.c | 6 ++ hw/arm/raspi.c | 28 ++++++-- hw/arm/raspi4b.c | 5 ++ hw/arm/realview.c | 21 ++++++ hw/arm/sabrelite.c | 6 ++ hw/arm/sbsa-ref.c | 5 ++ hw/arm/stellaris.c | 11 +++ hw/arm/stm32vldiscovery.c | 6 ++ hw/arm/versatilepb.c | 11 +++ hw/arm/vexpress.c | 11 +++ hw/arm/virt.c | 50 +++++++------ hw/arm/xilinx_zynq.c | 6 ++ hw/arm/xlnx-versal-virt.c | 5 ++ hw/arm/xlnx-zcu102.c | 5 ++ hw/core/machine-qmp-cmds.c | 5 +- hw/core/machine.c | 30 ++++++++ hw/core/null-machine.c | 6 ++ plugins/loader.c | 2 +- system/vl.c | 5 +- target_info-qom.c | 24 +++++++ target_info-stub.c | 21 ++++++ target_info.c | 26 +++++++ configs/targets/meson.build | 3 + hw/arm/meson.build | 12 ++-- 63 files changed, 761 insertions(+), 59 deletions(-) create mode 100644 include/hw/arm/machines-qom.h create mode 100644 include/qemu/target_info-impl.h create mode 100644 include/qemu/target_info.h create mode 100644 configs/targets/aarch64-softmmu.c create mode 100644 configs/targets/arm-softmmu.c create mode 100644 target_info-qom.c create mode 100644 target_info-stub.c create mode 100644 target_info.c create mode 100644 configs/targets/meson.build