From patchwork Fri Oct 10 16:03:29 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Greg Bellows X-Patchwork-Id: 38618 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wg0-f69.google.com (mail-wg0-f69.google.com [74.125.82.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 4F1AD205D8 for ; Fri, 10 Oct 2014 16:20:43 +0000 (UTC) Received: by mail-wg0-f69.google.com with SMTP id b13sf2293920wgh.8 for ; Fri, 10 Oct 2014 09:20:42 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:date :message-id:in-reply-to:references:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list; bh=kZS7HO6JZR/9kdejPTT3P86Pk9DJFHkb4Dy2gkG5B+g=; b=BdkjSPWHsE5HyLJiGsyuPLWBSpa+R8Grbv//MmkcOcb4efthyL2ZYT74vzlrA+JS4z 370My228B1giHZXcDMh46hsSBK5XwRFl8AZaWW4mi/xAHYCrCUl1eGxmeQc8smwnSSCi r0xx0h0mbtSrgtvWiMzQ7t86HOmTVoKki4dxZiDQEl7m4z4f7j4juV1yXeQ2inpmYQUV tDaxcT9vCxULVaXbKGsluPasGOQJZq5xc/SJGh/W0JIXfSYMgWRrdnTccEDKRE1wOpYS uHOEk0hDkWhAmhgWUMoMJPAkgbnFrjczg50qRMoYcKS0VkT22ZN1Gt2BrDc0GBfVJkmT j+9Q== X-Gm-Message-State: ALoCoQlucPK8vXGfREjkO7yuEnitbswMTLrwPVM6iEgDBLnoFgxZUdt8mAxEePJNBwImgJrov7zo X-Received: by 10.194.92.13 with SMTP id ci13mr862575wjb.5.1412958042470; Fri, 10 Oct 2014 09:20:42 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.246.35 with SMTP id xt3ls269010lac.67.gmail; Fri, 10 Oct 2014 09:20:42 -0700 (PDT) X-Received: by 10.152.205.9 with SMTP id lc9mr5872779lac.37.1412958042323; Fri, 10 Oct 2014 09:20:42 -0700 (PDT) Received: from mail-la0-f54.google.com (mail-la0-f54.google.com [209.85.215.54]) by mx.google.com with ESMTPS id wn2si9965112lbb.96.2014.10.10.09.20.42 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 10 Oct 2014 09:20:42 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.54 as permitted sender) client-ip=209.85.215.54; Received: by mail-la0-f54.google.com with SMTP id gm9so3465324lab.41 for ; Fri, 10 Oct 2014 09:20:41 -0700 (PDT) X-Received: by 10.152.22.42 with SMTP id a10mr6097487laf.56.1412958041593; Fri, 10 Oct 2014 09:20:41 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.84.229 with SMTP id c5csp458860lbz; Fri, 10 Oct 2014 09:20:40 -0700 (PDT) X-Received: by 10.224.151.143 with SMTP id c15mr8989269qaw.10.1412958039776; Fri, 10 Oct 2014 09:20:39 -0700 (PDT) Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id w8si11780394qcl.45.2014.10.10.09.20.39 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Fri, 10 Oct 2014 09:20:39 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Received: from localhost ([::1]:49587 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Xccvm-0000RX-N3 for patch@linaro.org; Fri, 10 Oct 2014 12:20:38 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:35159) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Xccfy-000795-IO for qemu-devel@nongnu.org; Fri, 10 Oct 2014 12:04:23 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1Xccfs-00085Y-Rb for qemu-devel@nongnu.org; Fri, 10 Oct 2014 12:04:18 -0400 Received: from mail-oi0-f51.google.com ([209.85.218.51]:61787) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Xccfs-00085L-Mv for qemu-devel@nongnu.org; Fri, 10 Oct 2014 12:04:12 -0400 Received: by mail-oi0-f51.google.com with SMTP id h136so7097926oig.10 for ; Fri, 10 Oct 2014 09:04:12 -0700 (PDT) X-Received: by 10.182.215.231 with SMTP id ol7mr2291129obc.73.1412957052354; Fri, 10 Oct 2014 09:04:12 -0700 (PDT) Received: from gbellows-linaro.bellowshome.net (99-179-1-128.lightspeed.austtx.sbcglobal.net. [99.179.1.128]) by mx.google.com with ESMTPSA id d6sm5382455obt.12.2014.10.10.09.04.11 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 10 Oct 2014 09:04:11 -0700 (PDT) From: Greg Bellows To: qemu-devel@nongnu.org, peter.maydell@linaro.org, serge.fdrv@gmail.com, edgar.iglesias@gmail.com, aggelerf@ethz.ch Date: Fri, 10 Oct 2014 11:03:29 -0500 Message-Id: <1412957023-11105-19-git-send-email-greg.bellows@linaro.org> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1412957023-11105-1-git-send-email-greg.bellows@linaro.org> References: <1412957023-11105-1-git-send-email-greg.bellows@linaro.org> X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] [fuzzy] X-Received-From: 209.85.218.51 Subject: [Qemu-devel] [PATCH v6 18/32] target-arm: add SDER definition X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: greg.bellows@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.54 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 From: Sergey Fedorov Signed-off-by: Sergey Fedorov Signed-off-by: Fabian Aggeler Signed-off-by: Greg Bellows --- target-arm/cpu.h | 1 + target-arm/helper.c | 3 +++ 2 files changed, 4 insertions(+) diff --git a/target-arm/cpu.h b/target-arm/cpu.h index 4d9f6f8..64208bc 100644 --- a/target-arm/cpu.h +++ b/target-arm/cpu.h @@ -181,6 +181,7 @@ typedef struct CPUARMState { uint64_t c1_sys; /* System control register. */ uint64_t c1_coproc; /* Coprocessor access register. */ uint32_t c1_xscaleauxcr; /* XScale auxiliary control register. */ + uint32_t c1_sder; /* Secure debug enable register. */ uint32_t c1_nsacr; /* Non-secure access control register. */ uint64_t ttbr0_el1; /* MMU translation table base 0. */ uint64_t ttbr1_el1; /* MMU translation table base 1. */ diff --git a/target-arm/helper.c b/target-arm/helper.c index 384af14..d08e4b7 100644 --- a/target-arm/helper.c +++ b/target-arm/helper.c @@ -2409,6 +2409,9 @@ static const ARMCPRegInfo v7_el3_cp_reginfo[] = { { .name = "SCR", .cp = 15, .crn = 1, .crm = 1, .opc1 = 0, .opc2 = 0, .access = PL3_RW, .fieldoffset = offsetof(CPUARMState, cp15.scr_el3), .resetvalue = 0, .writefn = scr_write}, + { .name = "SDER", .cp = 15, .crn = 1, .crm = 1, .opc1 = 0, .opc2 = 1, + .access = PL3_RW, .resetvalue = 0, + .fieldoffset = offsetof(CPUARMState, cp15.c1_sder) }, { .name = "NSACR", .cp = 15, .crn = 1, .crm = 1, .opc1 = 0, .opc2 = 2, .access = PL3_RW | PL1_R, .resetvalue = 0, .writefn = nsacr_write, .readfn = nsacr_read,