From patchwork Tue Oct 31 14:54:41 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Alex_Benn=C3=A9e?= X-Patchwork-Id: 117636 Delivered-To: patch@linaro.org Received: by 10.80.245.45 with SMTP id t42csp4051098edm; Tue, 31 Oct 2017 07:57:09 -0700 (PDT) X-Google-Smtp-Source: ABhQp+QAr4pxClADTfTsk0HUqYGdQkJIDQV1HFh11mf6hE05npfwa1KJjNhhcwXS85/ZgSDbSLWy X-Received: by 10.37.104.133 with SMTP id d127mr1352177ybc.472.1509461829326; Tue, 31 Oct 2017 07:57:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1509461829; cv=none; d=google.com; s=arc-20160816; b=J/MtwLMkflhUyC36aR1bydwIVDRi/E25CM5NY6oqxAkYcYE1LQiEu7fWArw8euO76S h7uL044/C2UelWoxWIDM8IrRIy9dnpA8lIc5mT/6Lf4skxOe2BeH6d9Q1yjEv5JLi4YS N9EH9DhF6i+ZNNItG6FiGNBNnrIDnh1Y48pRz55lpWCIMsZLiVOy2RQIufDjTv5URNE1 UwHg+DeTRAlJZP8qO9+zEdbgO1xYudyZ1h6tU5LS3tjkD/hSCbiD9WtzA4sUIOrTfuF0 efQek1MBtI72j8zgrRuuhLR01iCBnZhfwaL/ejb5456tbl2tVnKXpJOOR85qLWwc93w6 EqIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=MkYi4FkFidhmAtOxL7Y+t+aJmEgP/SyEoQB8/Z3LF2U=; b=yRs0RBEkVl1yL70E2hXmtd3TADxzmntW5I1XRmZA0ChlvoKFTUTKWXlv5dX3REBww0 VpEo5KCHcUuCDDX0EQki2R9N1yzdb9UEvWSsE/EwTR3YXrPr8qn8+za3z6glsBHnBWnO prV/suvruGK+Rx1OqFr24u5J725w+T8zqBaLL4/ASKrwSxRnVFBLk+fY6Q2NxLP6Xaz6 3VG1CwYQ1bW129uMBXAsSFKuEj1OrYSnElGaVkysfQT2OiWS1XOlphlOBz2PVHidrxdk ITCBSp2sKzy62yw25G3s0aJ6zebIv/pa/r8NBGEv4aYk2mKzUjnYod+rIjbzBVM73lY8 qGuQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=fH70PIu3; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id m10si444021ywi.613.2017.10.31.07.57.09 for (version=TLS1 cipher=AES128-SHA bits=128/128); Tue, 31 Oct 2017 07:57:09 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=fH70PIu3; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:45995 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1e9XyW-0001kx-K0 for patch@linaro.org; Tue, 31 Oct 2017 10:57:08 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:59283) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1e9XwW-0000aY-Ka for qemu-devel@nongnu.org; Tue, 31 Oct 2017 10:55:05 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1e9XwU-00070x-BS for qemu-devel@nongnu.org; Tue, 31 Oct 2017 10:55:04 -0400 Received: from mail-wr0-x241.google.com ([2a00:1450:400c:c0c::241]:51335) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1e9XwU-00070S-2U for qemu-devel@nongnu.org; Tue, 31 Oct 2017 10:55:02 -0400 Received: by mail-wr0-x241.google.com with SMTP id j15so16216175wre.8 for ; Tue, 31 Oct 2017 07:55:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=MkYi4FkFidhmAtOxL7Y+t+aJmEgP/SyEoQB8/Z3LF2U=; b=fH70PIu32KnxXIk7e2bjtSRjynlFoXh+lnWHzd+PJOkGv1SHZMYLJr9Q01ScgPPOR3 TUAyHijwpjbhzSOKqiEsmjecThrQfD5ZS4X5gVsUaA4OpTOoXHG+RTkSEHMlf9QAvZPl l3fILFRz/AkKFVhlFnW8efXZ8+1TbAuIyWgos= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=MkYi4FkFidhmAtOxL7Y+t+aJmEgP/SyEoQB8/Z3LF2U=; b=H6/c2R+XbZYz+MN5KY6lvPZ5iJvqIoZASmj75ycYjGuTyzNPW75lCphroK//mFptDk 1M09XgOCgtL1uDByHY6RZcjMmPECh0UTPXPTLbfzTtfL9asJWHXfQeCpjElHlNf+Q41O DLgvRElM/QDVw2DcrksXcpPENSvcdXFC4NWhsLktC+KugO4ndtUqpKSr5mXuwI8lI9i9 bv6quCRKxkTYPQLKp+nafBU9Cij7CnBo+muhL6OwG+zw8z1VDn69TNSzxCZvmRVHVwGv /Wgg7EXpgJf1Hf2ELJJZumhplVy9DZEOBe6Q65j88PflTpb3HFyUPu8+NBJsSVysDCeT I7OQ== X-Gm-Message-State: AMCzsaWeZkyFaGW8YGZQK+IU1xFDWK6vv43Mu/xR+nxsNnNSQYMJpFRj n/1w4oGh1c1MfDw7LPjFFMO/Rg== X-Received: by 10.223.182.19 with SMTP id f19mr2221491wre.166.1509461700750; Tue, 31 Oct 2017 07:55:00 -0700 (PDT) Received: from zen.linaro.local ([81.128.185.34]) by smtp.gmail.com with ESMTPSA id m26sm1486912wrb.81.2017.10.31.07.54.58 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 31 Oct 2017 07:54:58 -0700 (PDT) Received: from zen.linaroharston (localhost [127.0.0.1]) by zen.linaro.local (Postfix) with ESMTP id C9E443E0DA9; Tue, 31 Oct 2017 14:54:57 +0000 (GMT) From: =?utf-8?q?Alex_Benn=C3=A9e?= To: peter.maydell@linaro.org Date: Tue, 31 Oct 2017 14:54:41 +0000 Message-Id: <20171031145444.13766-5-alex.bennee@linaro.org> X-Mailer: git-send-email 2.14.2 In-Reply-To: <20171031145444.13766-1-alex.bennee@linaro.org> References: <20171031145444.13766-1-alex.bennee@linaro.org> MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:400c:c0c::241 Subject: [Qemu-devel] [RISU PATCH 4/7] aarch64.risu: update AdvancedSIMD across lanes X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: qemu-arm@nongnu.org, =?utf-8?q?Alex_Benn=C3=A9e?= , qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" - sorted alphabetically - aligned the instructions patterns Signed-off-by: Alex Bennée --- aarch64.risu | 81 ++++++++++++++++++++++++++++++------------------------------ 1 file changed, 40 insertions(+), 41 deletions(-) -- 2.14.2 diff --git a/aarch64.risu b/aarch64.risu index f3e588b..9667ef7 100644 --- a/aarch64.risu +++ b/aarch64.risu @@ -1953,50 +1953,49 @@ ZIP2 A64_V 0 Q:1 001110 size:2 0 rm:5 0 111 10 rn:5 rd:5 \ # ReservedValue: break the !($size == 3 && $Q == 0) constraint ZIP2_RES A64_V 0 0 001110 11 0 rm:5 0 111 10 rn:5 rd:5 -# C3.6.4 AdvSIMD across lanes +# C4-286 AdvSIMD across vector lanes # 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 12 11 10 9 5 4 0 # 0 Q U 0 1 1 1 0 size 1 1 0 0 0 opcode 1 0 Rn Rd -SADDLV A64_V 0 Q:1 0 01110 size:2 11000 00011 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size == 2 && $Q == 1); } -# ReservedValue: break the constraint (size==2) => (Q=1) -SADDLV_RES A64_V 0 0 0 01110 10 11000 00011 10 rn:5 rd:5 - -SMAXV A64_V 0 Q:1 0 01110 size:2 11000 01010 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size == 2 && $Q == 1); } -# ReservedValue: break the constraint (size==2) => (Q=1) -SMAXV_RES A64_V 0 0 0 01110 10 11000 01010 10 rn:5 rd:5 - -SMINV A64_V 0 Q:1 0 01110 size:2 11000 11010 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size == 2 && $Q == 1); } -# ReservedValue: break the constraint (size==2) => (Q=1) -SMINV_RES A64_V 0 0 0 01110 10 11000 11010 10 rn:5 rd:5 - -ADDV A64_V 0 Q:1 0 01110 size:2 11000 11011 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size == 2 && $Q == 1); } -# ReservedValue: break the constraint (size==2) => (Q=1) -ADDV_RES A64_V 0 0 0 01110 10 11000 11011 10 rn:5 rd:5 - -UADDLV A64_V 0 Q:1 1 01110 size:2 11000 00011 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size == 2 && $Q == 1); } -# ReservedValue: break the constraint (size==2) => (Q=1) -UADDLV_RES A64_V 0 0 1 01110 10 11000 00011 10 rn:5 rd:5 - -UMAXV A64_V 0 Q:1 1 01110 size:2 11000 01010 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size == 2 && $Q == 1); } -# ReservedValue: break the constraint (size==2) => (Q=1) -UMAXV_RES A64_V 0 0 1 01110 10 11000 01010 10 rn:5 rd:5 - -UMINV A64_V 0 Q:1 1 01110 size:2 11000 11010 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size == 2 && $Q == 1); } -# ReservedValue: break the constraint (size==2) => (Q=1) -UMINV_RES A64_V 0 0 1 01110 10 11000 11010 10 rn:5 rd:5 - -FMAXNMV A64_V 0 1 1 01110 00 11000 01100 10 rn:5 rd:5 -FMAXV A64_V 0 1 1 01110 00 11000 01111 10 rn:5 rd:5 - -FMINNMV A64_V 0 1 1 01110 10 11000 01100 10 rn:5 rd:5 -FMINV A64_V 0 1 1 01110 10 11000 01111 10 rn:5 rd:5 +ADDV A64_V 0 Q:1 0 01110 s:2 11000 11011 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s == 2 && $Q == 1); } +# ReservedValue: break the constraint (s==2) => (Q=1) +ADDV_RES A64_V 0 0 0 01110 10 11000 11011 10 rn:5 rd:5 + +FMAXNMV A64_V 0 1 1 01110 00 11000 01100 10 rn:5 rd:5 +FMAXV A64_V 0 1 1 01110 00 11000 01111 10 rn:5 rd:5 +FMINNMV A64_V 0 1 1 01110 10 11000 01100 10 rn:5 rd:5 +FMINV A64_V 0 1 1 01110 10 11000 01111 10 rn:5 rd:5 + +SADDLV A64_V 0 Q:1 0 01110 s:2 11000 00011 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s == 2 && $Q == 1); } +# ReservedValue: break the constraint (s==2) => (Q=1) +SADDLV_RES A64_V 0 0 0 01110 10 11000 00011 10 rn:5 rd:5 + +SMAXV A64_V 0 Q:1 0 01110 s:2 11000 01010 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s == 2 && $Q == 1); } +# ReservedValue: break the constraint (s==2) => (Q=1) +SMAXV_RES A64_V 0 0 0 01110 10 11000 01010 10 rn:5 rd:5 + +SMINV A64_V 0 Q:1 0 01110 s:2 11000 11010 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s == 2 && $Q == 1); } +# ReservedValue: break the constraint (s==2) => (Q=1) +SMINV_RES A64_V 0 0 0 01110 10 11000 11010 10 rn:5 rd:5 + +UADDLV A64_V 0 Q:1 1 01110 s:2 11000 00011 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s == 2 && $Q == 1); } +# ReservedValue: break the constraint (s==2) => (Q=1) +UADDLV_RES A64_V 0 0 1 01110 10 11000 00011 10 rn:5 rd:5 + +UMAXV A64_V 0 Q:1 1 01110 s:2 11000 01010 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s == 2 && $Q == 1); } +# ReservedValue: break the constraint (s==2) => (Q=1) +UMAXV_RES A64_V 0 0 1 01110 10 11000 01010 10 rn:5 rd:5 + +UMINV A64_V 0 Q:1 1 01110 s:2 11000 11010 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s == 2 && $Q == 1); } +# ReservedValue: break the constraint (s==2) => (Q=1) +UMINV_RES A64_V 0 0 1 01110 10 11000 11010 10 rn:5 rd:5 # C3.6.5 AdvSIMD copy # 31 30 29 28 27 26 25 24 23 22 21 20 16 15 14 11 10 9 5 4 0