From patchwork Sun Jan 28 23:15:27 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 126124 Delivered-To: patch@linaro.org Received: by 10.46.84.92 with SMTP id y28csp1987595ljd; Sun, 28 Jan 2018 15:45:26 -0800 (PST) X-Google-Smtp-Source: AH8x224fA69FQzj7vRYq4h7qkpho9OBM2uLfbiYQKcJJjJyAnm9wTeFAfAAbZul2EkSOiicQDxUz X-Received: by 10.37.98.9 with SMTP id w9mr15505880ybb.375.1517183125972; Sun, 28 Jan 2018 15:45:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1517183125; cv=none; d=google.com; s=arc-20160816; b=jkpWK08loE/uNyhpn9AluFGNqKf0WAEu1I5TaK7k8ki/3RBJo9oJp5AwfC4OkRCf/e cxU1Qs8Kw9G+XezkfoWe9SujoSgoJxSSI5KBJg4wCfTNVa7NU5SCrrY3XR4jFseqioTf fWznqaSZAdnpgBgc5QtaTw8bwGMO8dxrQ2fv5KN6ohB8xdWH5doFyoU2Id15a7w9MVOE dcjkSte3Df1NOZXjOQtCwCIEhzhf6hkfr6XRpC4eeysK8hJTz62qMCBlPEQxGypFTzuK z6sfNuqE16192JeILyo1Y6zms5bRbYpk2h+PXmOOneUWU20RWyg47YV7rWZLmzgbYvSF 8Gmg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=2tOlTE3fGONKVXMFT49Q6MX6S2UmKToc68yykLOO3mU=; b=ikrdZt5lGHlVh9QCDGimpFgN/8yDi+E4zakUlGbwzKofjwH30F+u3uZd9jtNBcUKcP HZRqLVD8+w5bONktNJ8jgx7z9zPNvOjiMtYp0NFRPgQMLiiMJxPzNI6VG702CfreH+Kv a1QmuPPpU/E8GZC/R5DwXkYdro2BmXocC4Gv8znCfgp62pDU7kWRwUrgduRlTL8+RFnq e6Bx1mDJil9+2ptdsWkb6G9Sq1yBd/jIVpTs0XmbFIbh+vpWu1bwyRTgZFz0UTowLJ+U bcfPbbLnXLM11cvxFeaVQHT+fKG70d7bIHB9ZMnF03H3csWnJi9ukUrXlO1c1z96dUvG 21dA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=YMY6uZJh; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id u35si4527391ybd.818.2018.01.28.15.45.25 for (version=TLS1 cipher=AES128-SHA bits=128/128); Sun, 28 Jan 2018 15:45:25 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=YMY6uZJh; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:45124 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1efwdZ-0000Ry-Am for patch@linaro.org; Sun, 28 Jan 2018 18:45:25 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:52462) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1efwBi-0003Fz-7v for qemu-devel@nongnu.org; Sun, 28 Jan 2018 18:16:39 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1efwBh-0000l5-8r for qemu-devel@nongnu.org; Sun, 28 Jan 2018 18:16:38 -0500 Received: from mail-pg0-x242.google.com ([2607:f8b0:400e:c05::242]:40458) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1efwBh-0000jd-2U for qemu-devel@nongnu.org; Sun, 28 Jan 2018 18:16:37 -0500 Received: by mail-pg0-x242.google.com with SMTP id g16so3004902pgn.7 for ; Sun, 28 Jan 2018 15:16:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=2tOlTE3fGONKVXMFT49Q6MX6S2UmKToc68yykLOO3mU=; b=YMY6uZJhAHuDSj6oGH4O3BJDwcxVD4/ILhwPZn83QG7jyJXTC1K8Xq/pXpuKJJJCf3 ToiBHIicJp4KDO2GuBB8AgL2WofgKVRXmOMLdiNfEMngdx0VJcEOgWwcurcz5uTj03EF 7TjjwJhY4E09nQ4K1rWg7MSW+TVkAQvB8SZZk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=2tOlTE3fGONKVXMFT49Q6MX6S2UmKToc68yykLOO3mU=; b=PaV6LzDPrm5sGVN8wVJ4jOikt3J74WJGqrsVLdNt3OCiPcCMcvr7OdLmmMnr29WsJA an+7nXzHk612fni3mvKofsvELPFEJAYbPqbp4LNjvQzsUobVvY456KNsjP5fPvhYSUNJ pEQfxpTUSCnr2Va8JqD1apgfeVDfXcSAI6nPvIM0hpn650o0iXnHgc419uWIuZrPrGn4 qkFe+PdB1j+yJd3+jSrxYp3tveBaBI6LahNP6LE+qNMpq/VqDWylaqO52PMmni2D/Jyr 1h5iWvdekN8N6rTmA88aUpP0MtwR26ZRiY2nM6A+tZq0NXcNa7by125eiUjtD4VMLVo6 +CsA== X-Gm-Message-State: AKwxyteUsFYlPcaLunXaZASGA2KsM9N+AOdy9rqL1zI6TIVauvBZy70w qIDp3GNwAChzvoBwEEdA0iNN8dI4R/Y= X-Received: by 10.99.65.133 with SMTP id o127mr11021828pga.13.1517181395821; Sun, 28 Jan 2018 15:16:35 -0800 (PST) Received: from cloudburst.twiddle.net (174-21-6-47.tukw.qwest.net. [174.21.6.47]) by smtp.gmail.com with ESMTPSA id r27sm26949344pfj.75.2018.01.28.15.16.34 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Sun, 28 Jan 2018 15:16:34 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Sun, 28 Jan 2018 15:15:27 -0800 Message-Id: <20180128231528.22719-43-richard.henderson@linaro.org> X-Mailer: git-send-email 2.14.3 In-Reply-To: <20180128231528.22719-1-richard.henderson@linaro.org> References: <20180128231528.22719-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c05::242 Subject: [Qemu-devel] [PULL v4 42/43] target/hppa: Fix 32-bit operand masks for 0E FCVT X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" We masked the wrong bits, which prevented some of the 32-bit R registers. E.g. "fcnvxf,sgl,sgl fr22R,fr6R". Signed-off-by: Richard Henderson --- target/hppa/translate.c | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) -- 2.14.3 diff --git a/target/hppa/translate.c b/target/hppa/translate.c index b9b097acc9..c62ee72615 100644 --- a/target/hppa/translate.c +++ b/target/hppa/translate.c @@ -4381,34 +4381,34 @@ static const DisasInsn table_float_0e[] = { /* floating point class one */ /* float/float */ { 0x38000a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_d_s }, - { 0x38002200, 0xfc1fffc0, FOP_DEW = gen_helper_fcnv_s_d }, + { 0x38002200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_s_d }, /* int/float */ - { 0x38008200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_w_s }, + { 0x38008200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_w_s }, { 0x38008a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_dw_s }, { 0x3800a200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_w_d }, { 0x3800aa00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_dw_d }, /* float/int */ - { 0x38010200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_s_w }, + { 0x38010200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_s_w }, { 0x38010a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_d_w }, { 0x38012200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_s_dw }, { 0x38012a00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_d_dw }, /* float/int truncate */ - { 0x38018200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_t_s_w }, + { 0x38018200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_t_s_w }, { 0x38018a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_t_d_w }, { 0x3801a200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_t_s_dw }, { 0x3801aa00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_t_d_dw }, /* uint/float */ - { 0x38028200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_uw_s }, + { 0x38028200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_uw_s }, { 0x38028a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_udw_s }, { 0x3802a200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_uw_d }, { 0x3802aa00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_udw_d }, /* float/uint */ - { 0x38030200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_s_uw }, + { 0x38030200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_s_uw }, { 0x38030a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_d_uw }, { 0x38032200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_s_udw }, { 0x38032a00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_d_udw }, /* float/uint truncate */ - { 0x38038200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_t_s_uw }, + { 0x38038200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_t_s_uw }, { 0x38038a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_t_d_uw }, { 0x3803a200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_t_s_udw }, { 0x3803aa00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_t_d_udw },