From patchwork Thu Oct 4 17:57:00 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 148120 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp1283683lji; Thu, 4 Oct 2018 10:57:51 -0700 (PDT) X-Google-Smtp-Source: ACcGV63Tgfp/WBmWFdo2DXRMTqCnJYWWCnHbZk+vFZua/Ze6s3m55Xc4amkdfGmLSHjdYNWjcmQi X-Received: by 2002:a0c:f4d1:: with SMTP id o17-v6mr6361936qvm.33.1538675871318; Thu, 04 Oct 2018 10:57:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538675871; cv=none; d=google.com; s=arc-20160816; b=rf2RrIFjbHq6a+Z3p0mJjGase4aWfk3afN28fWCUVU0dMwNjzkeOMUOGqUgcf8mz4Z QMdhdnFAtPDMZTDjavOoI4uDVq+/t6cKyzfA6EK3hmLI5XR3wpNFaGOmsCW4VtqBDSCb /UkficitPh3cbTlM5UqWdTbS1JfKqCSm+vOOLEogyGFeIUC1CB5ZLyommT1Rgcmstggv 0x1Rlw9rr5qhLDL7WFMsiFasqiYmBU3h52nEhDFVkdMGTY24yjrNN7sVOeFidjqWkY3G mCqd51wl0FNnID/y7hUqqm6dgS8CEWa4d5Vv+cfWIVNBQ8es7Cj0/8Y12dw8mOd6jfEy 4Njg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=X5a/KvnsV8gRrymCZvMRPaAHMUoAfW8yBsI+pfK7k9k=; b=NNwNtaVHmy3ZU+fogLyXT5PDkzDrgLkcGbYjBNdRK0QgHphkDobnWMfBrMctTWdxg6 g6AXGqcYbMjNPwpAFH2UtF9zKTrT58uBobKcjshQSddw5ImjzcBrNUmBuLymeLpSXHJj HrUTHGTQI/HCj3aFHYLk/N5hjpEDYdMZbH7SRo1hTB3EzMv7blWhDrgu5gUXEQxkqJSb skJUyU0a0ULDeANLGloHaJaZ5skUGTHUF7Ox73Xo1wjkuTGUgs2c5OFuFmEX1y5n74dN WiAfYtjVpsS9KTkDBrwnc/rpDbPotR9WVRTF94IXqlxYt1VitMbqbSKYmeJsa4NzM0n6 6CIw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=AftpCVuL; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id n12-v6si3707975qta.256.2018.10.04.10.57.51 for (version=TLS1 cipher=AES128-SHA bits=128/128); Thu, 04 Oct 2018 10:57:51 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=AftpCVuL; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:58101 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1g87sk-0006Gz-Ra for patch@linaro.org; Thu, 04 Oct 2018 13:57:50 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:32814) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1g87sM-0006Fu-JT for qemu-devel@nongnu.org; Thu, 04 Oct 2018 13:57:27 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1g87sK-0005vW-ME for qemu-devel@nongnu.org; Thu, 04 Oct 2018 13:57:26 -0400 Received: from mail-oi1-x243.google.com ([2607:f8b0:4864:20::243]:35170) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1g87sK-0005mq-4h for qemu-devel@nongnu.org; Thu, 04 Oct 2018 13:57:24 -0400 Received: by mail-oi1-x243.google.com with SMTP id 22-v6so7235216oiz.2 for ; Thu, 04 Oct 2018 10:57:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=X5a/KvnsV8gRrymCZvMRPaAHMUoAfW8yBsI+pfK7k9k=; b=AftpCVuLuCR6waok4+StaLcsUa1LkEegQzSliCJW8cvAhx9uGc+ABVd7vMV0z2Vo0t QMyuyZ1jFnenT8/IK602xwtntQxTue+LywO8U0b7AxUkUHlNFdOmNRaIdO8YCIfC23Sq rSqXq0IV8yVhCTiDLTue0stWFWir5ep5Ssekg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=X5a/KvnsV8gRrymCZvMRPaAHMUoAfW8yBsI+pfK7k9k=; b=OdTGQUC9/s0RXT5+iZE4VCV7sJOxqkdRbRgnmy98KlE8+VSrowyD0tTnoT0uGd2nA5 rG4gKTztMmMetQaPxUshqZ+XarJl2V8ezGLoKPlrVbfh3rkf5DryJoFB3D+8CiS023mM ccQRIqfxMfMJ/Z596i3i6D9PQfLZ4KKdmIKMe0mxzWb8j21zVVp69egaAdihQB/njBIM 0Su8EIZSKRNj0L1zDE1tIjhRaTA81us+DLPzfdhsvLNPt8mA0fs8+ON+OmKo2QxDfSUV +RKJgBgmQis8v4PB4JdkjBDMSk70+r7SFu5b2lw3nwJ1ug0lfJqYu1T2PUaaW2WFxbTW 1SEQ== X-Gm-Message-State: ABuFfojEReF1eUlcP6ybqupodwFgtLSIBHXGvAUm9QMz9B0aCzZgw+pR dfzubJzp5e0M3Zi6YaiSh2G0Qiz8bQGhMw== X-Received: by 2002:aca:ce4c:: with SMTP id e73-v6mr3373560oig.225.1538675831284; Thu, 04 Oct 2018 10:57:11 -0700 (PDT) Received: from cloudburst.twiddle.net ([187.217.227.243]) by smtp.gmail.com with ESMTPSA id f84-v6sm1830649oia.44.2018.10.04.10.57.09 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 04 Oct 2018 10:57:10 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Thu, 4 Oct 2018 12:57:00 -0500 Message-Id: <20181004175700.20847-5-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181004175700.20847-1-richard.henderson@linaro.org> References: <20181004175700.20847-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::243 Subject: [Qemu-devel] [PATCH v3 4/4] softfloat: Specialize udiv_qrnnd for ppc64 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: cota@braap.org, alex.bennee@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" The ISA has a 128/64-bit division instruction, though it assumes the low 64-bits of the numerator are 0, and so requires a bit more fixup than a full 128-bit division insn. Reviewed-by: David Gibson Signed-off-by: Richard Henderson --- include/fpu/softfloat-macros.h | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) -- 2.17.1 diff --git a/include/fpu/softfloat-macros.h b/include/fpu/softfloat-macros.h index eafc68932b..c86687fa5e 100644 --- a/include/fpu/softfloat-macros.h +++ b/include/fpu/softfloat-macros.h @@ -647,6 +647,22 @@ static inline uint64_t udiv_qrnnd(uint64_t *r, uint64_t n1, asm("dlgr %0, %1" : "+r"(n) : "r"(d)); *r = n >> 64; return n; +#elif defined(_ARCH_PPC64) + /* From Power ISA 3.0B, programming note for divdeu. */ + uint64_t q1, q2, Q, r1, r2, R; + asm("divdeu %0,%2,%4; divdu %1,%3,%4" + : "=&r"(q1), "=r"(q2) + : "r"(n1), "r"(n0), "r"(d)); + r1 = -(q1 * d); /* low part of (n1<<64) - (q1 * d) */ + r2 = n0 - (q2 * d); + Q = q1 + q2; + R = r1 + r2; + if (R >= d || R < r2) { /* overflow implies R > d */ + Q += 1; + R -= d; + } + *r = R; + return Q; #else uint64_t d0, d1, q0, q1, r1, r0, m;