From patchwork Fri Jan 4 22:31:16 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 154810 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp1097939ljp; Fri, 4 Jan 2019 14:43:42 -0800 (PST) X-Google-Smtp-Source: ALg8bN6TWIvkKWUwJAkTzj9WCylSWBv6UWlgfxqg+TnJrWUipwjHy6GyX85VfjI9TPz+5A/R28Wf X-Received: by 2002:a19:db54:: with SMTP id s81mr15969480lfg.102.1546641822840; Fri, 04 Jan 2019 14:43:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1546641822; cv=none; d=google.com; s=arc-20160816; b=nU2mw2JGdVvnRauaeuPV+E25ehJD3xaUNRtEcgA6nKT2LZM2YyuWCeaXzhfVlT49Q3 4qcnnSIta5bCefBHm8HSvewJxj1UghKZct/Ka1y+g0JEYRf/IHyYOSHPOzcPGQ5SxR6v KYAdjiKAen8FbglXr3EZZL7ZwogMWvfWe70FiMx2ICVAM6mXwPHNjV47NtY4uoTjZ6nY CdYcNJWkONdg8KPHtSOlw2NK8guoKLAgCmKXArGz5oO0/SWcNcRTwdlLYdbIyoYtkeWI BA0uQ7QoBb5VfIqHI6pbD96PGD6DoxZ5xdK/LstlHEhZfxZwjVIRQe3eFsMb6+BVgbEm A9ag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=1RVpvwteSuePPKo6wNsZRQ/0lJBH3U2L6QXC6WM1wUc=; b=SPNJXeZmIGYtRbnBFDuGe3BBG1l6dPj+PkL+3yR4GB/uDV36nZrUnaapKHncKunWL/ hf9v4UiRIHm5nqc5Phkwoq883pFSZ5RUY5P73YkwPK/NDQH91P56/Vexat4FaDrA4b8i o2akX/rxGOgN4/OVWgj2pKET6nE7udiseIsrxC/ju2wrrL1c2vQg8SSSALCdbhkc0rmX lLEVpqz+VOJgQJo7tg3L18iE+EU5r7LkbJQpiI8p6ZR9gr/B1Abdx29Xq42e7MP++MGH /NwlAzr4oFkPBYWzmOTnWvbP4m2lSuHzFR2LX6CtIg0APlpjT3wBmiNbmw4tOHbrIXcy nnUQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=Rn81FQ8f; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from listsout.gnu.org (listsout.gnu.org. [208.118.235.17]) by mx.google.com with ESMTPS id g83si45187367lfl.30.2019.01.04.14.43.42 for (version=TLS1 cipher=AES128-SHA bits=128/128); Fri, 04 Jan 2019 14:43:42 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=Rn81FQ8f; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:59152 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gfYBp-00018h-Ie for patch@linaro.org; Fri, 04 Jan 2019 17:43:41 -0500 Received: from eggsout.gnu.org ([209.51.188.92]:55099 helo=eggs.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gfY0Q-00036k-O7 for qemu-devel@nongnu.org; Fri, 04 Jan 2019 17:31:55 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gfY0P-0002GI-RK for qemu-devel@nongnu.org; Fri, 04 Jan 2019 17:31:54 -0500 Received: from mail-io1-xd42.google.com ([2607:f8b0:4864:20::d42]:42690) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gfY0P-0002F0-Mz for qemu-devel@nongnu.org; Fri, 04 Jan 2019 17:31:53 -0500 Received: by mail-io1-xd42.google.com with SMTP id x6so30675046ioa.9 for ; Fri, 04 Jan 2019 14:31:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references; bh=1RVpvwteSuePPKo6wNsZRQ/0lJBH3U2L6QXC6WM1wUc=; b=Rn81FQ8ffSMh/Ve/JS9/8VI/EGe6C8+v8O7nzsWMcWxT+plSqu4+C2M4aTFcuOXH5E bcwFQhCeVrz/Js8losiHtU+gfXxF1l+oV9Y8qRO4d/wHPI2nhj4tTyfMpdUfjdEz6VoZ W1tK6yD+04f31SK3iZxamC5sgV6fG1sFsuhwE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references; bh=1RVpvwteSuePPKo6wNsZRQ/0lJBH3U2L6QXC6WM1wUc=; b=RUF4oxrCWUCgOOxiXOvjmw3+0x7EQfQTA87onxK7SAtpvL7XXrYM6AGMSL6BbEQPsq tNCnDQa2zGd+s8RWFQqw+OruPHEmwMJAiv9OQYVTRtd9yCb8qIppYWhTZI7tBjUmpj/4 ex1mAItWxkHaFOa+99ULO9WI/IFYkxhSzZo1/7NYREd1SawrThwgQtcWZ/Fty/OwUZeg TWfU/6bUW4FlxRaUgxjxlbvXa8A4zA189j5icXXBIHlDdhvvtq/ZhfOoXhgXbYQ5C+Yo xmNcEQdsW5hF78G/CnhncmPrej6QlsL+NALSM8X4PMIwlHMIqD6tp5j33Ku2fTrvdyMJ SqlQ== X-Gm-Message-State: AJcUukeVMcY/Q3R8+d1DKirL7W9nS3J/oDotI5uZa3vFKFDwyQNy1BCu HzEKN0HtQvhgb8gHnt7GLZPJJLBOm/c= X-Received: by 2002:a6b:7402:: with SMTP id s2mr35341564iog.219.1546641112844; Fri, 04 Jan 2019 14:31:52 -0800 (PST) Received: from cloudburst.twiddle.net ([172.56.12.23]) by smtp.gmail.com with ESMTPSA id t6sm27793259ioc.87.2019.01.04.14.31.50 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 04 Jan 2019 14:31:52 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Sat, 5 Jan 2019 08:31:16 +1000 Message-Id: <20190104223116.14037-11-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 In-Reply-To: <20190104223116.14037-1-richard.henderson@linaro.org> References: <20190104223116.14037-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::d42 Subject: [Qemu-devel] [PATCH v2 10/10] tcg/aarch64: Implement vector minmax arithmetic X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- tcg/aarch64/tcg-target.h | 2 +- tcg/aarch64/tcg-target.inc.c | 24 ++++++++++++++++++++++++ 2 files changed, 25 insertions(+), 1 deletion(-) -- 2.17.2 diff --git a/tcg/aarch64/tcg-target.h b/tcg/aarch64/tcg-target.h index a1884543d0..2d93cf404e 100644 --- a/tcg/aarch64/tcg-target.h +++ b/tcg/aarch64/tcg-target.h @@ -136,7 +136,7 @@ typedef enum { #define TCG_TARGET_HAS_cmp_vec 1 #define TCG_TARGET_HAS_mul_vec 1 #define TCG_TARGET_HAS_sat_vec 1 -#define TCG_TARGET_HAS_minmax_vec 0 +#define TCG_TARGET_HAS_minmax_vec 1 #define TCG_TARGET_DEFAULT_MO (0) #define TCG_TARGET_HAS_MEMORY_BSWAP 1 diff --git a/tcg/aarch64/tcg-target.inc.c b/tcg/aarch64/tcg-target.inc.c index b2b011f130..ee0d5819af 100644 --- a/tcg/aarch64/tcg-target.inc.c +++ b/tcg/aarch64/tcg-target.inc.c @@ -528,8 +528,12 @@ typedef enum { I3616_CMHI = 0x2e203400, I3616_CMHS = 0x2e203c00, I3616_CMEQ = 0x2e208c00, + I3616_SMAX = 0x0e206400, + I3616_SMIN = 0x0e206c00, I3616_SQADD = 0x0e200c00, I3616_SQSUB = 0x0e202c00, + I3616_UMAX = 0x2e206400, + I3616_UMIN = 0x2e206c00, I3616_UQADD = 0x2e200c00, I3616_UQSUB = 0x2e202c00, @@ -2153,6 +2157,18 @@ static void tcg_out_vec_op(TCGContext *s, TCGOpcode opc, case INDEX_op_ussub_vec: tcg_out_insn(s, 3616, UQSUB, is_q, vece, a0, a1, a2); break; + case INDEX_op_smax_vec: + tcg_out_insn(s, 3616, SMAX, is_q, vece, a0, a1, a2); + break; + case INDEX_op_smin_vec: + tcg_out_insn(s, 3616, SMIN, is_q, vece, a0, a1, a2); + break; + case INDEX_op_umax_vec: + tcg_out_insn(s, 3616, UMAX, is_q, vece, a0, a1, a2); + break; + case INDEX_op_umin_vec: + tcg_out_insn(s, 3616, UMIN, is_q, vece, a0, a1, a2); + break; case INDEX_op_not_vec: tcg_out_insn(s, 3617, NOT, is_q, 0, a0, a1); break; @@ -2227,6 +2243,10 @@ int tcg_can_emit_vec_op(TCGOpcode opc, TCGType type, unsigned vece) case INDEX_op_sssub_vec: case INDEX_op_usadd_vec: case INDEX_op_ussub_vec: + case INDEX_op_smax_vec: + case INDEX_op_smin_vec: + case INDEX_op_umax_vec: + case INDEX_op_umin_vec: return 1; case INDEX_op_mul_vec: return vece < MO_64; @@ -2410,6 +2430,10 @@ static const TCGTargetOpDef *tcg_target_op_def(TCGOpcode op) case INDEX_op_sssub_vec: case INDEX_op_usadd_vec: case INDEX_op_ussub_vec: + case INDEX_op_smax_vec: + case INDEX_op_smin_vec: + case INDEX_op_umax_vec: + case INDEX_op_umin_vec: return &w_w_w; case INDEX_op_not_vec: case INDEX_op_neg_vec: