From patchwork Tue Jun 4 20:33:17 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 165820 Delivered-To: patch@linaro.org Received: by 2002:a92:9e1a:0:0:0:0:0 with SMTP id q26csp6333488ili; Tue, 4 Jun 2019 13:40:14 -0700 (PDT) X-Google-Smtp-Source: APXvYqxNXAnA2fQVZdzQQ0+tjaz7JYtNrpAjHgp2eEl44fZ6/MG1dWdMXGfa7Se55Cg2tvC+/GLa X-Received: by 2002:a67:69d6:: with SMTP id e205mr8709443vsc.98.1559680813906; Tue, 04 Jun 2019 13:40:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1559680813; cv=none; d=google.com; s=arc-20160816; b=Vb/nCPmrbjQvpE4HN5OpYebS6Ei8UWveqjzpUHXUvsX8wCI/12W0UF5kOaHXjU4yhs r27CHvDLKNSq5wFMAlJH/0twgK3pdvGUsEkvV6fwpLDkv6Jv31SZmOXQW6cYbhVKtT6S 7kJsrWK0EQrb50aVE1Req+I0Mwl+81sZKI9wpL/m/16cNHPvGjZNXhWgbIqDi+gbuAzF stAaqHxELylre3r5j1eV6M9QMzwr9R4nSfuVLOzN4y+iCfTy7S0BJZ9AHgSMUc2NuLCK g/Qk8q1MbBkFA8yDp8VgaaVsqLUjDxHC0MleHS7vfSyJfyUDiK6ksb7dyJQr1ZU702Ed 6Okw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=PI0su7trYCoD3sct0VZFP1uvxziQurlc4L3/S26QeHg=; b=VbG0yO2DQYY1tkM+WKnRx4+pgYVQQ+9kXAX0kRotpgRWsIzV5PMUdFpEjGp4Wm3iI+ /Jt3IT0GgXWLJvtciZ/a9ktxYSaVmdV7uN+PmfCcJSSh3HJoz0n3n1BXBUpy0Y2FxT0I 4MHtR7w65fQDeawydmS7Kykcyvf28EhmR1iwMc8SF8v9CUtA7s+Qn/miHMsb34uMfbOJ G1I3f0b+0wl4xThAV83oEYes5p23a3EbpMQDDjdKhllj0ta7yVlMdmcTRIWCh0+FS2u5 t6YTLCC9rHJG7WKkX18Iemh3NleK5PLUbi0ZFq6zd0PlcCE8VEfQgvk72O6Lsj16mqhA 8qtA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=IMrzjTut; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d6si601148vsp.341.2019.06.04.13.40.13 for (version=TLS1 cipher=AES128-SHA bits=128/128); Tue, 04 Jun 2019 13:40:13 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=IMrzjTut; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:57650 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hYGE9-0005vv-54 for patch@linaro.org; Tue, 04 Jun 2019 16:40:13 -0400 Received: from eggs.gnu.org ([209.51.188.92]:35498) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hYG8E-0000yD-57 for qemu-devel@nongnu.org; Tue, 04 Jun 2019 16:34:08 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hYG8C-00043g-LP for qemu-devel@nongnu.org; Tue, 04 Jun 2019 16:34:06 -0400 Received: from mail-ot1-x329.google.com ([2607:f8b0:4864:20::329]:42487) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hYG8C-00043F-F1 for qemu-devel@nongnu.org; Tue, 04 Jun 2019 16:34:04 -0400 Received: by mail-ot1-x329.google.com with SMTP id l15so1105506otn.9 for ; Tue, 04 Jun 2019 13:34:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references; bh=PI0su7trYCoD3sct0VZFP1uvxziQurlc4L3/S26QeHg=; b=IMrzjTutNl8LhWPKdClnBXF94HnlQORWIbb4TIkg/5oBwCmRl2SqRbnfZNDltP1Kd3 pFycdfWVQaajAJ8YrNlsmvgEXl6WLzOWF1U56sgUvgIEFxDRc0mH3o/zOIr5jR5GtbdG jRgjOyjFMtRkj5/f9FqOL9IttVfBPHEm4BYzacgeQPepzwHCiqOuAz631EiYdVpJzT+/ VAERGSEBhMA+Nfw+5XS8V3yF3LrhDyRhOQtf/2X6dEoYXNG8PuTkddfhm8gcmZRmVhYP A0AEEKgTGcBLORMRrSjjRafMLb7zhygxGxi+YFyGFA5EeKMfJpYHI/JTRe/lUVM1xk1/ npRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references; bh=PI0su7trYCoD3sct0VZFP1uvxziQurlc4L3/S26QeHg=; b=Ny4yFdE+5IFqlU6OcfkUcCfOhozWuy26TQiuefGz/tUcQ6pY9jYZnvDIlI51hkhGS3 IzhcJb3YKnPgtEVYcghOnV9QN6yCjSvUiB0cbcRJg8BWytmmsU1ueAiDjaWCN87bVVgY 9C6PgMevO3GS+WSg80vUtruHJlsHm8v/jfY5VydiGRZFHbMlJOsHej7/TbxOor+k/tOu ESymo0pA6IGP4tFKPhRHXnsmmhaS6WyWrpK5wIbNi8HIoSBl5jWXd8Fg3y14T/8nZwsh v1tiTcYlIOsvgP+jQpoDsRO5xJ4S1nH4aXxiuAXZRd02r48wJjQlRhL5ROA0uCUEWeo/ ZeJQ== X-Gm-Message-State: APjAAAXe6aQDDS0y/Alq/4kIBAaBDrdl+41C95FWxuWkTpTYQrQjqlGb fUDFGPyYwQw3o3NqwPKN0gNbWLzSQ1PnIg== X-Received: by 2002:a05:6830:1050:: with SMTP id b16mr1744690otp.228.1559680443219; Tue, 04 Jun 2019 13:34:03 -0700 (PDT) Received: from localhost.localdomain (200-56-192-86-cable.cybercable.net.mx. [200.56.192.86]) by smtp.gmail.com with ESMTPSA id h1sm5979901otj.78.2019.06.04.13.34.01 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 04 Jun 2019 13:34:02 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Tue, 4 Jun 2019 15:33:17 -0500 Message-Id: <20190604203351.27778-6-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190604203351.27778-1-richard.henderson@linaro.org> References: <20190604203351.27778-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::329 Subject: [Qemu-devel] [PATCH v4 05/39] cpu: Define ArchCPU X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" For all targets, do this just before including exec/cpu-all.h. Reviewed-by: Peter Maydell Acked-by: Alistair Francis Signed-off-by: Richard Henderson --- target/alpha/cpu.h | 1 + target/arm/cpu.h | 1 + target/cris/cpu.h | 1 + target/hppa/cpu.h | 1 + target/i386/cpu.h | 1 + target/lm32/cpu.h | 1 + target/m68k/cpu.h | 1 + target/microblaze/cpu.h | 1 + target/mips/cpu.h | 1 + target/moxie/cpu.h | 1 + target/nios2/cpu.h | 1 + target/openrisc/cpu.h | 1 + target/ppc/cpu.h | 1 + target/riscv/cpu.h | 1 + target/s390x/cpu.h | 1 + target/sh4/cpu.h | 1 + target/sparc/cpu.h | 1 + target/tilegx/cpu.h | 1 + target/tricore/cpu.h | 1 + target/unicore32/cpu.h | 1 + target/xtensa/cpu.h | 1 + 21 files changed, 21 insertions(+) -- 2.17.1 diff --git a/target/alpha/cpu.h b/target/alpha/cpu.h index 9ec92bf09d..5af0b6c542 100644 --- a/target/alpha/cpu.h +++ b/target/alpha/cpu.h @@ -305,6 +305,7 @@ void alpha_cpu_do_unaligned_access(CPUState *cpu, vaddr addr, #define cpu_signal_handler cpu_alpha_signal_handler typedef CPUAlphaState CPUArchState; +typedef AlphaCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/arm/cpu.h b/target/arm/cpu.h index ccf581a84c..4ebb6349f1 100644 --- a/target/arm/cpu.h +++ b/target/arm/cpu.h @@ -3126,6 +3126,7 @@ static inline bool arm_cpu_data_is_big_endian(CPUARMState *env) } typedef CPUARMState CPUArchState; +typedef ARMCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/cris/cpu.h b/target/cris/cpu.h index 2ee5417ead..e978eb9539 100644 --- a/target/cris/cpu.h +++ b/target/cris/cpu.h @@ -285,6 +285,7 @@ bool cris_cpu_tlb_fill(CPUState *cs, vaddr address, int size, #define SFR_RW_MM_TLB_HI env->pregs[PR_SRS]][6 typedef CPUCRISState CPUArchState; +typedef CRISCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/hppa/cpu.h b/target/hppa/cpu.h index 7fd755a753..6eef107370 100644 --- a/target/hppa/cpu.h +++ b/target/hppa/cpu.h @@ -231,6 +231,7 @@ static inline HPPACPU *hppa_env_get_cpu(CPUHPPAState *env) #define ENV_OFFSET offsetof(HPPACPU, env) typedef CPUHPPAState CPUArchState; +typedef HPPACPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/i386/cpu.h b/target/i386/cpu.h index 81931fc510..65f8f4d16c 100644 --- a/target/i386/cpu.h +++ b/target/i386/cpu.h @@ -1753,6 +1753,7 @@ static inline target_long lshift(target_long x, int n) void tcg_x86_init(void); typedef CPUX86State CPUArchState; +typedef X86CPU ArchCPU; #include "exec/cpu-all.h" #include "svm.h" diff --git a/target/lm32/cpu.h b/target/lm32/cpu.h index 86f6c7b0af..08c360bd16 100644 --- a/target/lm32/cpu.h +++ b/target/lm32/cpu.h @@ -257,6 +257,7 @@ bool lm32_cpu_tlb_fill(CPUState *cs, vaddr address, int size, bool probe, uintptr_t retaddr); typedef CPULM32State CPUArchState; +typedef LM32CPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/m68k/cpu.h b/target/m68k/cpu.h index 4465a66145..1d30b73bdf 100644 --- a/target/m68k/cpu.h +++ b/target/m68k/cpu.h @@ -537,6 +537,7 @@ void m68k_cpu_transaction_failed(CPUState *cs, hwaddr physaddr, vaddr addr, MemTxResult response, uintptr_t retaddr); typedef CPUM68KState CPUArchState; +typedef M68kCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/microblaze/cpu.h b/target/microblaze/cpu.h index 6170fd452f..5a7fe3cbf8 100644 --- a/target/microblaze/cpu.h +++ b/target/microblaze/cpu.h @@ -366,6 +366,7 @@ bool mb_cpu_tlb_fill(CPUState *cs, vaddr address, int size, bool probe, uintptr_t retaddr); typedef CPUMBState CPUArchState; +typedef MicroBlazeCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/mips/cpu.h b/target/mips/cpu.h index 6f65822bb1..12527ca104 100644 --- a/target/mips/cpu.h +++ b/target/mips/cpu.h @@ -1113,6 +1113,7 @@ static inline int cpu_mmu_index(CPUMIPSState *env, bool ifetch) } typedef CPUMIPSState CPUArchState; +typedef MIPSCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/moxie/cpu.h b/target/moxie/cpu.h index 1de0515848..b27b0eabae 100644 --- a/target/moxie/cpu.h +++ b/target/moxie/cpu.h @@ -118,6 +118,7 @@ static inline int cpu_mmu_index(CPUMoxieState *env, bool ifetch) } typedef CPUMoxieState CPUArchState; +typedef MoxieCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/nios2/cpu.h b/target/nios2/cpu.h index cc8e0ab771..5e51f1ae3f 100644 --- a/target/nios2/cpu.h +++ b/target/nios2/cpu.h @@ -247,6 +247,7 @@ static inline int cpu_interrupts_enabled(CPUNios2State *env) } typedef CPUNios2State CPUArchState; +typedef Nios2CPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/openrisc/cpu.h b/target/openrisc/cpu.h index 98361cb041..496895693e 100644 --- a/target/openrisc/cpu.h +++ b/target/openrisc/cpu.h @@ -364,6 +364,7 @@ void cpu_openrisc_count_stop(OpenRISCCPU *cpu); #define CPU_RESOLVING_TYPE TYPE_OPENRISC_CPU typedef CPUOpenRISCState CPUArchState; +typedef OpenRISCCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/ppc/cpu.h b/target/ppc/cpu.h index 6478fe7c91..17e7213be9 100644 --- a/target/ppc/cpu.h +++ b/target/ppc/cpu.h @@ -1376,6 +1376,7 @@ void ppc_compat_add_property(Object *obj, const char *name, #endif /* defined(TARGET_PPC64) */ typedef CPUPPCState CPUArchState; +typedef PowerPCCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 509aae0613..8ee5051119 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -335,6 +335,7 @@ void riscv_set_csr_ops(int csrno, riscv_csr_operations *ops); void riscv_cpu_register_gdb_regs_for_features(CPUState *cs); typedef CPURISCVState CPUArchState; +typedef RISCVCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/s390x/cpu.h b/target/s390x/cpu.h index 5ca53f48f8..6d1b0f273a 100644 --- a/target/s390x/cpu.h +++ b/target/s390x/cpu.h @@ -794,6 +794,7 @@ void s390_init_sigp(void); S390CPU *s390_cpu_addr2state(uint16_t cpu_addr); typedef CPUS390XState CPUArchState; +typedef S390CPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/sh4/cpu.h b/target/sh4/cpu.h index d7a8723d39..1bdc997290 100644 --- a/target/sh4/cpu.h +++ b/target/sh4/cpu.h @@ -281,6 +281,7 @@ static inline int cpu_mmu_index (CPUSH4State *env, bool ifetch) } typedef CPUSH4State CPUArchState; +typedef SuperHCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/sparc/cpu.h b/target/sparc/cpu.h index fc392c6e87..ba5904e05a 100644 --- a/target/sparc/cpu.h +++ b/target/sparc/cpu.h @@ -730,6 +730,7 @@ static inline int cpu_pil_allowed(CPUSPARCState *env1, int pil) } typedef CPUSPARCState CPUArchState; +typedef SPARCCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/tilegx/cpu.h b/target/tilegx/cpu.h index 2fbf14d508..042a7a0c71 100644 --- a/target/tilegx/cpu.h +++ b/target/tilegx/cpu.h @@ -151,6 +151,7 @@ static inline TileGXCPU *tilegx_env_get_cpu(CPUTLGState *env) #define MMU_USER_IDX 0 /* Current memory operation is in user mode */ typedef CPUTLGState CPUArchState; +typedef TileGXCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/tricore/cpu.h b/target/tricore/cpu.h index 5d3072f2db..8d660df34a 100644 --- a/target/tricore/cpu.h +++ b/target/tricore/cpu.h @@ -379,6 +379,7 @@ static inline int cpu_mmu_index(CPUTriCoreState *env, bool ifetch) } typedef CPUTriCoreState CPUArchState; +typedef TriCoreCPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/unicore32/cpu.h b/target/unicore32/cpu.h index 48562949b1..5c9c4d98c0 100644 --- a/target/unicore32/cpu.h +++ b/target/unicore32/cpu.h @@ -152,6 +152,7 @@ static inline int cpu_mmu_index(CPUUniCore32State *env, bool ifetch) } typedef CPUUniCore32State CPUArchState; +typedef UniCore32CPU ArchCPU; #include "exec/cpu-all.h" diff --git a/target/xtensa/cpu.h b/target/xtensa/cpu.h index e164e18f18..6e6fb1d893 100644 --- a/target/xtensa/cpu.h +++ b/target/xtensa/cpu.h @@ -800,6 +800,7 @@ static inline void cpu_get_tb_cpu_state(CPUXtensaState *env, target_ulong *pc, } typedef CPUXtensaState CPUArchState; +typedef XtensaCPU ArchCPU; #include "exec/cpu-all.h"