From patchwork Mon Oct 31 11:54:00 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 620212 Delivered-To: patch@linaro.org Received: by 2002:a17:522:c983:b0:460:3032:e3c4 with SMTP id kr3csp2763252pvb; Mon, 31 Oct 2022 04:56:02 -0700 (PDT) X-Google-Smtp-Source: AMsMyM5W7wrGOJ6+f73w2L/Y6CGqWHj2ENiBVEF6ZMfqbHu3QZWqIuEayp2cb4cZZAfC//BkMhk/ X-Received: by 2002:a05:620a:51c9:b0:6fa:c22:84e4 with SMTP id cx9-20020a05620a51c900b006fa0c2284e4mr8595576qkb.181.1667217362797; Mon, 31 Oct 2022 04:56:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1667217362; cv=none; d=google.com; s=arc-20160816; b=MQwQDNPLSf5Zh0NLtnCaIh6LR5gEEJWWLvWBNjrICO/HmJ9OwVG5dwGJwd8rz/RFqI e3pdO9JOla4M8guYsiVxUIsU7WmgZVW4++RLVQ+CRruwgBwzoEtohTRj8CwKGJiMCigP iBQ89s0atFQiucaMFn86nc4kn3W6J5xeDxtNDu2f0RwaK2xJ/6Z3KznBLwM7bUycN2NG GnZANPtjwEL1vPnTXmNIze7Z2f2iivyB745U7QcTV+MPkJWc5N/vyDnnBA7VcvIlDraO nBooOsoahvHQJ36NGnXENArnIA5KPER55sJ6staKrMuzOb6OcamM/iszFXEtZnXzNq0X +x5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:sender:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=lPGvzb6Tis+8r2QYoWc1QH4dM6oWwndybei8DLOeu1s=; b=RKvHKA2hO/ZlynLbuDApEvE2JKXILTjOjQ4f5e6JjUKcZeSVswZGSgKZeke7TMw4vD ky/Xhi7ml1KVFlqSe2R69jleaOzO0RdJxQneUgZKx5TsbEKFLo7+gDkbcWm2rfaI07cs PBWXmQ3pzKHGB8Ybs99aBZCae9Kf4L6cHm4VXx8L30tcZmQG8+DFoIH5rZq9EMqyfVv9 eW+MbMtYuSR57ES/olU1o1buWbK3TADjrR0Rb7XLP5s7R7L1qYNrSKOWBSR868hoJNS2 J/MWspZw+KzarfFO5R0roJA8yf+/WL89aNxkqiLFXIcj6j8mT3WFslFg75P0cl/WsFS/ SvKw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wfWCGpvs; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id q12-20020ad45cac000000b004ad23215c37si3892518qvh.472.2022.10.31.04.56.02 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 31 Oct 2022 04:56:02 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wfWCGpvs; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1opTNR-0005IL-Vp; Mon, 31 Oct 2022 07:54:50 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1opTNK-00056X-PS for qemu-devel@nongnu.org; Mon, 31 Oct 2022 07:54:45 -0400 Received: from mail-wr1-x42e.google.com ([2a00:1450:4864:20::42e]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1opTN6-000574-PI for qemu-devel@nongnu.org; Mon, 31 Oct 2022 07:54:42 -0400 Received: by mail-wr1-x42e.google.com with SMTP id g12so15597227wrs.10 for ; Mon, 31 Oct 2022 04:54:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=lPGvzb6Tis+8r2QYoWc1QH4dM6oWwndybei8DLOeu1s=; b=wfWCGpvs5dTcgiYteFRIwEx1OFy5o0jyoqrZv3v7LaKwH9Mv6aeNZKuOX4go/ojyml RRTg/J7mPCWVHkmC1rmYPUGBe1HSWOnpZG85QOD3xdHLJxW/A7Zy7OaTd7GJI99tHiaN hKRIbuJVSHUH3x7hg4YEmN7zrrpMXUWLGyzscLumMKJkH3yaLBKmmv8QEuS7U83C8jAs vFsbFySpZg0P2lp//iLPBB0h/ljZWV4rWYFoe1dqt8jxFtVZEHt30FQcDPy0gLFOb0xV aN+h5iryFTXO9iwf538iw3Jbg8+MbA+8f6JrIqdGC05xU/BC2v7M5uWopQECi+stkHfq rLLw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=lPGvzb6Tis+8r2QYoWc1QH4dM6oWwndybei8DLOeu1s=; b=MABNDFd/15BlIH7qKvh42/GfAW55pHY2P+zU221fMzE1wi3vBM3p2GgUncg2BxoS+J qDmdjWfV9mnL5MQdMBXZrdq0LRM4wv9pKg2IFZZ/Ny36W0/y7Z1g1Ski5LLVaJ1znhjU jm9Jyd3FKBdVOTI5Q8WMoNKG53RSd9TPEjCiSA9U44pE/aKje9Vilmr/LsoFdxVVm+nr tCM03/9BI52pAhb3UTHt9/b8VuWE3BKvuCbCgNLapfNYiI0eti9w6CtvVkiUBX/Mt3UE pvOhBUM/Zbnzs5YwtAo+g0//7K7wAFGMBpi4g6SiXnWFZh1zhzByskukEae+jNPs0ISa cy6A== X-Gm-Message-State: ACrzQf3u6E1uQG0hLE0/O+xcZNH4YKIuPG2MW880hwMqnZtI4MK1C8D9 cseG0mYN0FXNsNzFJW0MwK5Eysn9szWKGA== X-Received: by 2002:a5d:5346:0:b0:235:6c05:6272 with SMTP id t6-20020a5d5346000000b002356c056272mr7999648wrv.332.1667217267258; Mon, 31 Oct 2022 04:54:27 -0700 (PDT) Received: from localhost.localdomain ([185.126.107.38]) by smtp.gmail.com with ESMTPSA id bd26-20020a05600c1f1a00b003c6b70a4d69sm7024579wmb.42.2022.10.31.04.54.25 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Mon, 31 Oct 2022 04:54:26 -0700 (PDT) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org, Bernhard Beschow Cc: Daniel Henrique Barboza , Hanna Reitz , qemu-ppc@nongnu.org, Bin Meng , Kevin Wolf , qemu-block@nongnu.org, =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= , BALATON Zoltan , Bin Meng Subject: [PATCH v5 4/6] docs/system/ppc/ppce500: Use qemu-system-ppc64 across the board(s) Date: Mon, 31 Oct 2022 12:54:00 +0100 Message-Id: <20221031115402.91912-5-philmd@linaro.org> X-Mailer: git-send-email 2.37.3 In-Reply-To: <20221031115402.91912-1-philmd@linaro.org> References: <20221031115402.91912-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::42e; envelope-from=philmd@linaro.org; helo=mail-wr1-x42e.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_PASS=-0.001, T_SPF_HELO_TEMPERROR=0.01 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "Qemu-devel" Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org From: Bernhard Beschow The documentation suggests that there is a qemu-system-ppc32 binary while the 32 bit version is actually just named qemu-system-ppc. Settle on qemu-system-ppc64 which also works for 32 bit machines and causes less clutter in the documentation. Found-by: BALATON Zoltan Suggested-by: Bin Meng Signed-off-by: Bernhard Beschow Message-Id: <20221018210146.193159-2-shentey@gmail.com> Signed-off-by: Philippe Mathieu-Daudé --- docs/system/ppc/ppce500.rst | 10 +++++----- 1 file changed, 5 insertions(+), 5 deletions(-) diff --git a/docs/system/ppc/ppce500.rst b/docs/system/ppc/ppce500.rst index ba6bcb7314..7b5eb3c4ee 100644 --- a/docs/system/ppc/ppce500.rst +++ b/docs/system/ppc/ppce500.rst @@ -113,7 +113,7 @@ To boot the 32-bit Linux kernel: .. code-block:: bash - $ qemu-system-ppc{64|32} -M ppce500 -cpu e500mc -smp 4 -m 2G \ + $ qemu-system-ppc64 -M ppce500 -cpu e500mc -smp 4 -m 2G \ -display none -serial stdio \ -kernel vmlinux \ -initrd /path/to/rootfs.cpio \ @@ -154,10 +154,10 @@ interface at PCI address 0.1.0, but we can switch that to an e1000 NIC by: .. code-block:: bash - $ qemu-system-ppc -M ppce500 -smp 4 -m 2G \ - -display none -serial stdio \ - -bios u-boot \ - -nic tap,ifname=tap0,script=no,downscript=no,model=e1000 + $ qemu-system-ppc64 -M ppce500 -smp 4 -m 2G \ + -display none -serial stdio \ + -bios u-boot \ + -nic tap,ifname=tap0,script=no,downscript=no,model=e1000 The QEMU ``ppce500`` machine can also dynamically instantiate an eTSEC device if “-device eTSEC” is given to QEMU: