From patchwork Tue Jan 10 17:39:12 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Alex_Benn=C3=A9e?= X-Patchwork-Id: 640855 Delivered-To: patch@linaro.org Received: by 2002:a17:522:f3c4:b0:4b4:3859:abed with SMTP id in4csp2837093pvb; Tue, 10 Jan 2023 09:51:36 -0800 (PST) X-Google-Smtp-Source: AMrXdXuVZUilnnUghOpdBpcim1aijNO/Bg6RGQXL8qrGs4aKHQ39IgVjTOTt+ykeUYjC6XARDm9K X-Received: by 2002:a05:6214:4244:b0:534:1c9d:c401 with SMTP id ne4-20020a056214424400b005341c9dc401mr3520160qvb.45.1673373096713; Tue, 10 Jan 2023 09:51:36 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1673373096; cv=none; d=google.com; s=arc-20160816; b=sIX5MkdXOSzh0Hq+CXA7U2exC30ggBkOU0qqHRK2LafcXei7MFACBClw0U1TTyoDvb Aq/RY/dwbyoF1llHDLAgXmp7Vucj6IrxXvMtYZ/Aj/BohvrbKgdCiSH1I+9Qf0/V1mQR fZ75MwHCYIHYZJ9kMtNlGIyZZkpTJkPxumCDJr5nT6/7YuVKOkWxoL4dILaZkCY47m32 fuWDX5jozjlZQMBWrYCYzszIvni8qpn/Y+R1drrlDBg1roYbNQmMwrrkKyO9kujBmnoz aw0yb7UACY47AG12E9YKqA4W37K5+1ozaqLyPl+XLWIQMRHUmwfYkGa9h7Y6pfmnEcbi jAJQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=43KlQoQXBLFJXtyBavKC5pzx9nNWRWlEnd/bI3W2oJk=; b=fqwJVRhFh3Ur8tOMqpE9m9PLx1jlffU4szjLY7dkUzhhAfISJ7nXt/Ta6h4DxnxAUf 2J566F3U5n99j+2v15FXgjzKn7TRf0s1ZeWneHXhH7RawGALNTtzxPaxtMbIwngYtvTn FTWkixSlwknf2XjWZu+CzyCFKahdEmAIjYRJOh4ABawqQOejIT/uMbH9jxPKXJgRrpnq SJ1CujOSlf+R2xIrYWOJdI43oEcRslP4PK6DqiweRHSjM4A/RpNQmC1Y1r2fL198P/6U F/vs/D8mkenyidfFgxlID7/idRQgD0Bdy51hZuIKtkmUpArg/zEEhgi1I5XnpMsbc72i dQwg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mDL97hPk; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id h22-20020a05620a245600b006fcaf2c9963si7162053qkn.490.2023.01.10.09.51.36 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 10 Jan 2023 09:51:36 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mDL97hPk; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1pFIbL-0003m0-T0; Tue, 10 Jan 2023 12:39:55 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1pFIb8-0003Xk-D3 for qemu-devel@nongnu.org; Tue, 10 Jan 2023 12:39:42 -0500 Received: from mail-wm1-x335.google.com ([2a00:1450:4864:20::335]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1pFIb3-0001Es-1M for qemu-devel@nongnu.org; Tue, 10 Jan 2023 12:39:41 -0500 Received: by mail-wm1-x335.google.com with SMTP id p3-20020a05600c1d8300b003d9ee5f125bso6022335wms.4 for ; Tue, 10 Jan 2023 09:39:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=43KlQoQXBLFJXtyBavKC5pzx9nNWRWlEnd/bI3W2oJk=; b=mDL97hPkJnvRCtC2YM581jTmbMb0n1wukw6qEdG75WiZwYvGbff+H3/iofSPuRW8nk LncMXlhvgGON4CMgwGK3qTqEJzE+uDBO0dxZynvVNDc6CnLc9rBRRST125AkkFaEkhur J7NgunUo0b1WZE/S1JyjcJHFu1GZqtNbwTImGGuJMTUwwZ54fARmvPGf+HoAmN+ESRPt d0NjmvbMisepPTZI0mMDWzRcVqBxL2Sz1N8CYqdYlPFeU4cM6PIMTgBOkrOYUmJ9UjOz 4Eej2SUuUMXWBZ0HM0VwtaQuHdOn1eZnFicD0KeYpBEK8zc+WoZUvY23+9XtVvkhG2UN cXSg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=43KlQoQXBLFJXtyBavKC5pzx9nNWRWlEnd/bI3W2oJk=; b=C6JitlNuqTFEDNrIqQMsf5puslOjy4xWCG+uLyeWUDfJgPcj1Aa2SGeLwbpDBo9d1i uaNFzN7F5EU7s6jSbjWl1YkJg3FLueGE8cb0FYCePcEPuX1qMQ3ScsJ7Tzlh0pF3DQi7 X0S7RUSKM25FL2W+ljKLjV73m8Lz88mAnOyTFR+ldlE06DbhnP0LiIEdkA0eAhykcreB BRycU7FrRdgvF12TljpZFs9EC3AhKUJnwQYios47U8oFVHJdg/IRvNRJrSj1h2yUqs4o 2L+i+bAnDuC+aUwQh1L7S5iuFiIc+a+3vA6GtA2fX2s4JceNVIoi7yUd2N7LT9s4Ux7k wCwg== X-Gm-Message-State: AFqh2kpp8T1lVFKkRogRYEjlm+o6DWKBo+6wCD7E0U8RVjfPfvyLaYOa w1qAXQbDEm4F70HA9iTpMA9hTg== X-Received: by 2002:a05:600c:1ca5:b0:3d1:d746:7bca with SMTP id k37-20020a05600c1ca500b003d1d7467bcamr50160900wms.4.1673372376204; Tue, 10 Jan 2023 09:39:36 -0800 (PST) Received: from zen.linaroharston ([185.81.254.11]) by smtp.gmail.com with ESMTPSA id n1-20020a5d67c1000000b002bc7f64efa3sm4617103wrw.29.2023.01.10.09.39.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Jan 2023 09:39:33 -0800 (PST) Received: from zen.lan (localhost [127.0.0.1]) by zen.linaroharston (Postfix) with ESMTP id 0AC211FFC7; Tue, 10 Jan 2023 17:39:25 +0000 (GMT) From: =?utf-8?q?Alex_Benn=C3=A9e?= To: qemu-devel@nongnu.org Cc: Richard Henderson , Alexandre Iooss , Beraldo Leal , Thomas Huth , John Snow , Eduardo Habkost , Elena Ufimtseva , Ed Maste , Yanan Wang , Cleber Rosa , =?utf-8?q?Marc-Andr=C3=A9_Lureau?= , Li-Wen Hsu , Markus Armbruster , Jagannathan Raman , =?utf-8?q?Daniel_P=2E_Berrang?= =?utf-8?q?=C3=A9?= , =?utf-8?q?Philippe_Mathieu-Daud?= =?utf-8?q?=C3=A9?= , Michael Roth , Wainer dos Santos Moschetta , =?utf-8?q?Alex_Benn?= =?utf-8?q?=C3=A9e?= , qemu-arm@nongnu.org, Marcel Apfelbaum , Peter Maydell , Paolo Bonzini , Mahmoud Mandour , John G Johnson Subject: [PATCH 16/26] semihosting: add semihosting section to the docs Date: Tue, 10 Jan 2023 17:39:12 +0000 Message-Id: <20230110173922.265055-17-alex.bennee@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230110173922.265055-1-alex.bennee@linaro.org> References: <20230110173922.265055-1-alex.bennee@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::335; envelope-from=alex.bennee@linaro.org; helo=mail-wm1-x335.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org The main reason to do this is to document our O_BINARY implementation decision somewhere. However I've also moved some of the implementation details out of qemu-options and added links between the two. As a bonus I've highlighted the scary warnings about host access with the appropriate RST tags. Signed-off-by: Alex Bennée Reviewed-by: Richard Henderson --- docs/about/features.rst | 10 ++--- docs/specs/index.rst | 1 + docs/specs/semihosting.rst | 79 ++++++++++++++++++++++++++++++++++++++ qemu-options.hx | 27 +++++-------- 4 files changed, 95 insertions(+), 22 deletions(-) create mode 100644 docs/specs/semihosting.rst diff --git a/docs/about/features.rst b/docs/about/features.rst index 0808c35a4a..aed0f9b9a2 100644 --- a/docs/about/features.rst +++ b/docs/about/features.rst @@ -187,11 +187,11 @@ See `User Mode Emulation` for more details on running in this mode. Semihosting ~~~~~~~~~~~~ -A number of guest architecture support semihosting which provides a -way for guest programs to access the host system though a POSIX-like -system call layer. This has applications for early software bring-up -making it easy for a guest to dump data or read configuration files -before a full operating system is implemented. +A number of guest architecture support :ref:`Semihosting` which +provides a way for guest programs to access the host system though a +POSIX-like system call layer. This has applications for early software +bring-up making it easy for a guest to dump data or read configuration +files before a full operating system is implemented. Some of those guest architectures also support semihosting in user-mode making the testing of "bare-metal" micro-controller code diff --git a/docs/specs/index.rst b/docs/specs/index.rst index a58d9311cb..b46a16b2c8 100644 --- a/docs/specs/index.rst +++ b/docs/specs/index.rst @@ -21,3 +21,4 @@ guest hardware that is specific to QEMU. acpi_erst sev-guest-firmware fw_cfg + semihosting diff --git a/docs/specs/semihosting.rst b/docs/specs/semihosting.rst new file mode 100644 index 0000000000..343eb4bbb3 --- /dev/null +++ b/docs/specs/semihosting.rst @@ -0,0 +1,79 @@ +.. _Semihosting: + +Semihosting +----------- + +Semihosting is a feature provided by a number of guests that allow the +program running on the target to interact with the host system. On +real hardware this is usually provided by a debugger hooked directly +to the system. + +Generally semihosting makes it easier to bring up low level code before a +more fully functional operating system has been enabled. On QEMU it +also allows for embedded micro-controller code which typically doesn't +have a full libc to be run as "bare-metal" code under QEMU's user-mode +emulation. It is also useful for writing test cases and indeed a +number of compiler suites as well as QEMU itself use semihosting calls +to exit test code while reporting the success state. + +Semihosting is only available using TCG emulation. This is because the +instructions to trigger a semihosting call are typically reserved +causing most hypervisors to trap and fault on them. + +.. warning:: + Semihosting inherently bypasses any isolation there may be between + the guest and the host. As a result a program using semihosting can + happily trash your host system. You should only ever run trusted + code with semihosting enabled. + +Redirection +~~~~~~~~~~~ + +Semihosting calls can be re-directed to a (potentially remote) gdb +during debugging via the :ref:`gdbstub`. Output to the +semihosting console is configured as a ``chardev`` so can be +redirected to a file, pipe or socket like any other ``chardev`` +device. + +See :ref:`Semihosting Options` for details. + +Supported Targets +~~~~~~~~~~~~~~~~~ + +Most targets offer a similar semihosting implementations with some +minor changes to define the appropriate instruction to encode the +semihosting call and which registers hold the parameters. They tend to +presents a simple POSIX-like API which allows your program to read and +write files, access the console and some other basic interactions. + +.. note:: + QEMU makes an implementation decision to implement all file access + in ``O_BINARY`` mode regardless of the host operating system. This + is because gdb semihosting support doesn't make the distinction + between the modes and magically processing line endings can be confusing. + +.. list-table:: Guest Architectures supporting Semihosting + :widths: 10 10 80 + :header-rows: 1 + + * - Architecture + - Modes + - Specification + * - Arm + - System and User-mode + - https://github.com/ARM-software/abi-aa/blob/main/semihosting/semihosting.rst + * - m68k + - System + - https://sourceware.org/git/?p=newlib-cygwin.git;a=blob;f=libgloss/m68k/m68k-semi.txt;hb=HEAD + * - mips + - System + - Unified Hosting Interface (MD01069) + * - Nios II + - System + - https://sourceware.org/git/gitweb.cgi?p=newlib-cygwin.git;a=blob;f=libgloss/nios2/nios2-semi.txt;hb=HEAD + * - RISC-V + - System and User-mode + - https://github.com/riscv/riscv-semihosting-spec/blob/main/riscv-semihosting-spec.adoc + * - Xtensa + - System + - Tensilica ISS SIMCALL diff --git a/qemu-options.hx b/qemu-options.hx index 3aa3a2f5a3..de3a368f58 100644 --- a/qemu-options.hx +++ b/qemu-options.hx @@ -4633,10 +4633,13 @@ DEF("semihosting", 0, QEMU_OPTION_semihosting, QEMU_ARCH_MIPS | QEMU_ARCH_NIOS2 | QEMU_ARCH_RISCV) SRST ``-semihosting`` - Enable semihosting mode (ARM, M68K, Xtensa, MIPS, Nios II, RISC-V only). + Enable :ref:`Semihosting` mode (ARM, M68K, Xtensa, MIPS, Nios II, RISC-V only). - Note that this allows guest direct access to the host filesystem, so - should only be used with a trusted guest OS. + .. warning:: + Note that this allows guest direct access to the host filesystem, so + should only be used with a trusted guest OS. + + .. _Semihosting Options: See the -semihosting-config option documentation for further information about the facilities this enables. @@ -4648,22 +4651,12 @@ QEMU_ARCH_ARM | QEMU_ARCH_M68K | QEMU_ARCH_XTENSA | QEMU_ARCH_MIPS | QEMU_ARCH_NIOS2 | QEMU_ARCH_RISCV) SRST ``-semihosting-config [enable=on|off][,target=native|gdb|auto][,chardev=id][,userspace=on|off][,arg=str[,...]]`` - Enable and configure semihosting (ARM, M68K, Xtensa, MIPS, Nios II, RISC-V + Enable and configure :ref:`Semihosting` (ARM, M68K, Xtensa, MIPS, Nios II, RISC-V only). - Note that this allows guest direct access to the host filesystem, so - should only be used with a trusted guest OS. - - On Arm this implements the standard semihosting API, version 2.0. - - On M68K this implements the "ColdFire GDB" interface used by - libgloss. - - Xtensa semihosting provides basic file IO calls, such as - open/read/write/seek/select. Tensilica baremetal libc for ISS and - linux platform "sim" use this interface. - - On RISC-V this implements the standard semihosting API, version 0.2. + .. warning:: + Note that this allows guest direct access to the host filesystem, so + should only be used with a trusted guest OS. ``target=native|gdb|auto`` Defines where the semihosting calls will be addressed, to QEMU