From patchwork Mon Dec 2 13:13:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 846621 Delivered-To: patch@linaro.org Received: by 2002:a5d:4cd0:0:b0:385:e875:8a9e with SMTP id c16csp1206884wrt; Mon, 2 Dec 2024 05:31:01 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCUrqyUmkyfvy6POrz66BlPHSecmnQIZ7JuNFlc8IwLL4QerDkNaj8wH6JZsC1wrUY5KWqvkdw==@linaro.org X-Google-Smtp-Source: AGHT+IHsoaNhVtyT4AK1tHjZw7zsOOkZ9poXF+BXqaSBUnOvtEsAOD/4xO6a1K6DASxFgPsMs3VR X-Received: by 2002:a19:ee09:0:b0:53e:f38:60eb with SMTP id 2adb3069b0e04-53e0f3860fdmr105350e87.10.1733146261261; Mon, 02 Dec 2024 05:31:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733146261; cv=none; d=google.com; s=arc-20240605; b=gSsOkvwf2/3dvfPWgI0O+okbKpQJQl6KxrtaJkWn2K4eMG+UHLfv7iK/5FNYS+BQ2f AaIJW4Yieq5AxJOXrxbTgoDDmQ3mq6ie0kFBCH3HLwFICpPINu0I++Pw1gzanTdiybBl mVa2+Q5WAxA/f37C+hXr23SkYBKjxjLlwS3SCdkLdNgMXGzOosCA05RvpDOZyTTbcMLn j3jHEadU2nhMEq1cc8Ezq+0Lg5Xog1Z9RVEsqGxw0xrySBC3nVrXb2CGFMNwIxDtyLHP Tj/KZTfLuI1GiBHS4bMhQ2sa+J/bvGoUvQa14Ye4gfyP9JZsJC5Hz1XsFZbmZFEk0u/W sjxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=oNFUiJahMuoZ73+h4VdLlQSeFpgNJO8VlBUcPmwjIjg=; fh=QgE9QYJDVj//6C0QJWGeEM+qaFVaxwMel1ZWqkEy6K0=; b=jj38Wis5uvS5HGfOuUc8UCgpEfCLG7yRiCwsQQZ+Lg/6APvRuuibBGPvxOM/Ee7Ypr RPdnj17gQlB7kyLCQ9Ec0dy1KGmPWy2B9ZcyBZLD6gqfMZUgiTV4A0/wlrs9mKQY/eK8 xH50gcrQMykxe42WbJK21YmY81cmOd3GKBRXABec0sUUhRPquE0FSmJ3WMIgu/7WSmeg gCkurSQc3YIVt/rE/oQxHyrq3uMTTNKb07T4O70RsXSTOB25aL0SImnOIFW3fEUo3sn3 YWXVFoDPv96JiCR5zw7xjhHHFJKQvyfLkv74rq41TZfd8nf1xiTdUih/V+1CInP8p+oi 4xEA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=D6PkyBbD; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 5b1f17b1804b1-434b0d9b523si61073245e9.38.2024.12.02.05.31.01 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 02 Dec 2024 05:31:01 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=D6PkyBbD; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tI6UZ-0001VS-Nd; Mon, 02 Dec 2024 08:29:36 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tI6Go-0002gR-B9 for qemu-devel@nongnu.org; Mon, 02 Dec 2024 08:15:27 -0500 Received: from mail-wm1-x32d.google.com ([2a00:1450:4864:20::32d]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tI6GX-0003JE-VH for qemu-devel@nongnu.org; Mon, 02 Dec 2024 08:15:21 -0500 Received: by mail-wm1-x32d.google.com with SMTP id 5b1f17b1804b1-434a099ba95so38314145e9.0 for ; Mon, 02 Dec 2024 05:14:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1733145270; x=1733750070; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=oNFUiJahMuoZ73+h4VdLlQSeFpgNJO8VlBUcPmwjIjg=; b=D6PkyBbDwLWkImPBRDx8kWKYND6zON3vONTdDm3wp6Nt+Ej6d9jLLBlQE2DeuEX8W0 rWC9eEpeMmsheuJSL43NwytnUHoTJnZp+7AEtfBF3UnDVkg68otdA1uH/z+p+perh48U vGNevc6hVHBMpmsJiNva9lg9zF2uK9pfofM+uYshHCGd+o2Ccp7pnwl8xbXIhjBBFc6o hMu7VDY0iRMCbTlMnp1x5WqlshPGiH4ijncLjHdjPUSQDiojyutrrooCeSN57ukD9Vta htXrj+PS8Bd4/UU17rjuuT0BOhV3xzE+tzg1OjyDTAaGZlUqg9r+uHob4gxbQW7ORRKb sLjA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733145270; x=1733750070; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=oNFUiJahMuoZ73+h4VdLlQSeFpgNJO8VlBUcPmwjIjg=; b=speeLHRUkHBvFOy2pOVpk3nuqqPw7QObJvJeDFKEuhVLxqi2GNpJf8LuL6WjIi4/UJ I72GAzkLmOZMsyPF9TYRoMWOGAJHLKdbP7mvqkOWZzpmwkANz0dEBPq1aRoWrxGO6sGS wUOk+1qTLnM+/mU4UZtdJ57haFqFn8qcwEVrFZb32nck+URTxf7F7hgvgEHsKiQ5N8yL feEZIOKcbPB9lSveHXlDa9xCM+sK5kTEHEKNODN6f4sEyrmYLIEe2lgWX1hnL+b6tgKj D30hKpB+Sq19DVErQhbnZD8b5wgiUtBfAJUz3ctw6V+OkStln2cYR7Je/Y31v6FE1Isl sQgA== X-Gm-Message-State: AOJu0YzcW6gfY6I46dq8RabxyL19KcIm3SqFmN09vJeR5bMXyvM70lnf Jfrjjj8cXXo0ibE/olFxgVeHeLOU09kOFZ4n8tKmCMOp3AYzUS2DI309vxjSrqOC9GibcIQZXm1 A X-Gm-Gg: ASbGncuMCuxFC7YTxzzzX6doXHa12Y2mYfa4iC5uprIoLeGMuQNh+zp1D7g3pC9Efo+ WdJpkRVRdJTVg/xouZyCq+fAsOIUlFndxxrtZMGde2FRYDM1ISapFDUx4JbiwScpkWVOrlhhYU6 wvDfu3JTKlp+eCE3QDwd9F29rbrlyW9xNX5KOLH2HTipubVqzE9yDAPUx5TsOviCs2Sfp3upMei R9TNcADuEf+CrdKbv70JOQJ9lA2CPzNbdz77Mseu+tsevxH4DpNlfg= X-Received: by 2002:a05:600c:314a:b0:434:9de2:b101 with SMTP id 5b1f17b1804b1-434a9dbae1amr203940025e9.2.1733145270515; Mon, 02 Dec 2024 05:14:30 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [2001:8b0:1d0::2]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-385dea1e4ebsm10160157f8f.1.2024.12.02.05.14.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 Dec 2024 05:14:30 -0800 (PST) From: Peter Maydell To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org, qemu-ppc@nongnu.org, qemu-s390x@nongnu.org, =?utf-8?q?Alex_Benn=C3=A9e?= , Richard Henderson , Paolo Bonzini , Eduardo Habkost , Song Gao , =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= , Jiaxun Yang , Aleksandar Rikalo , Nicholas Piggin , Daniel Henrique Barboza , David Hildenbrand , Ilya Leoshkevich , Thomas Huth , Mark Cave-Ayland , Artyom Tarasenko , Max Filippov Subject: [PATCH v2 for-10.0 23/54] target/xtensa: Set Float3NaNPropRule explicitly Date: Mon, 2 Dec 2024 13:13:16 +0000 Message-Id: <20241202131347.498124-24-peter.maydell@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241202131347.498124-1-peter.maydell@linaro.org> References: <20241202131347.498124-1-peter.maydell@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::32d; envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x32d.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Set the Float3NaNPropRule explicitly for xtensa, and remove the ifdef from pickNaNMulAdd(). Signed-off-by: Peter Maydell Reviewed-by: Richard Henderson --- target/xtensa/fpu_helper.c | 2 ++ fpu/softfloat-specialize.c.inc | 8 -------- 2 files changed, 2 insertions(+), 8 deletions(-) diff --git a/target/xtensa/fpu_helper.c b/target/xtensa/fpu_helper.c index f2d212d05df..4b1b021d824 100644 --- a/target/xtensa/fpu_helper.c +++ b/target/xtensa/fpu_helper.c @@ -62,6 +62,8 @@ void xtensa_use_first_nan(CPUXtensaState *env, bool use_first) set_use_first_nan(use_first, &env->fp_status); set_float_2nan_prop_rule(use_first ? float_2nan_prop_ab : float_2nan_prop_ba, &env->fp_status); + set_float_3nan_prop_rule(use_first ? float_3nan_prop_abc : float_3nan_prop_cba, + &env->fp_status); } void HELPER(wur_fpu2k_fcr)(CPUXtensaState *env, uint32_t v) diff --git a/fpu/softfloat-specialize.c.inc b/fpu/softfloat-specialize.c.inc index 28db409d22c..67428dab98a 100644 --- a/fpu/softfloat-specialize.c.inc +++ b/fpu/softfloat-specialize.c.inc @@ -505,15 +505,7 @@ static int pickNaNMulAdd(FloatClass a_cls, FloatClass b_cls, FloatClass c_cls, } if (rule == float_3nan_prop_none) { -#if defined(TARGET_XTENSA) - if (status->use_first_nan) { - rule = float_3nan_prop_abc; - } else { - rule = float_3nan_prop_cba; - } -#else rule = float_3nan_prop_abc; -#endif } assert(rule != float_3nan_prop_none);