From patchwork Mon Dec 2 13:13:42 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 846642 Delivered-To: patch@linaro.org Received: by 2002:a5d:4cd0:0:b0:385:e875:8a9e with SMTP id c16csp1213855wrt; Mon, 2 Dec 2024 05:41:36 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCVwXDguUYWuIgJ1niFzRemHFsEoWJKIVuqND6iBsrhKYuN6PkAH9th5fGfbEXOjgph/wpRhyw==@linaro.org X-Google-Smtp-Source: AGHT+IG73+3nCTrDGQWgyV91ZWIxZ44LSjjOZyVffyng4HdugSmqMTHCHYEB1Ygi38p6ZM9vEY7g X-Received: by 2002:a05:6122:2190:b0:515:3bb5:537c with SMTP id 71dfb90a1353d-515569e2815mr24044502e0c.10.1733146896274; Mon, 02 Dec 2024 05:41:36 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733146896; cv=none; d=google.com; s=arc-20240605; b=ZJeUQRRWylm94Gm9EUl0HcOtmQoQ2wQE885Ijv8O8LyRUZ0w8zbLnDMGEuCOcvAI3P AcwCtWRbMCmOLSymGI2YlWiHUu+xcG4iPrQNsFnZ43nXde99F0Wap4N/+uJidHzZXcij bIdQsgnuXZ9KK/WAD7pYw1VgH8QYLh5xmDulX1HUC3KfH11JmpuhUJWTQ+AqLeAaUlWh pBwhdIUMaLnoYNclb7P/ZX8q9pBEZ7qPGHxiaJxuGoPyW7nbiq8y6MsDOkPc0xgrnPzb LXTrte8yW8/AV1o2F7gMRcLO45FUpinRohELVU+fz9i/dVjbI2GcU46391buTwgRo3dF VQtw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=2ViFvWD2hAYTuBKEMhbDqPcZsE6RzFHNeiujTaxjrOk=; fh=QgE9QYJDVj//6C0QJWGeEM+qaFVaxwMel1ZWqkEy6K0=; b=JYR8tWxfQ6WH8bp2LtsDvafO+mkLmprsvG671Mm8Aq7nywUQkANa7Qd8eDapKb2+ua MC1JU/Voi+SD2aNoSWiC8+q0vAX7N54LZ8Hh4Z0E+4iI9/kbhol71LiWGXXpAsZYPN70 gLCLadEGs1fv7sPgkznj5OfNTKZ7ya70uiLH/5eDSlP1sU0I7wnSBhTqpUy9KJpQULV8 +pED5W/9CXJBTCmS9mKPs5ZBVorzHFwdcLZDZtunJMevQElwMmQ7CbNZgSRUcHwYfGF8 RTPFfIHqKWLI418LTy8nnHtI+J8Uolxrh3EZK9sxcga3sYoqduGPu3+6Kj4CKFOEwJS5 esyA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=x6KNhgX8; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 71dfb90a1353d-5156d0d984asi4674857e0c.152.2024.12.02.05.41.36 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 02 Dec 2024 05:41:36 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=x6KNhgX8; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tI6Yq-0002OM-Cl; Mon, 02 Dec 2024 08:34:00 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tI6H2-00033k-Vx for qemu-devel@nongnu.org; Mon, 02 Dec 2024 08:15:38 -0500 Received: from mail-wm1-x335.google.com ([2a00:1450:4864:20::335]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tI6GY-0003Yn-Ro for qemu-devel@nongnu.org; Mon, 02 Dec 2024 08:15:36 -0500 Received: by mail-wm1-x335.google.com with SMTP id 5b1f17b1804b1-434a95095efso30379525e9.0 for ; Mon, 02 Dec 2024 05:14:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1733145295; x=1733750095; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=2ViFvWD2hAYTuBKEMhbDqPcZsE6RzFHNeiujTaxjrOk=; b=x6KNhgX8kvER1ljhqy69G/UhuRsKSXvbgKTrxMjhP/EZeDBLeOlSuWRjsKlKDTiJyC xuUuIkatzKguJhHlv4E+yRBBObk+LUMN/XDd1BhurswOfQq4ICpFEuToLRIrfuFO170C QidWJRHsfY0szrUW9EZ7RjGmPDDwniGHsll4+Hsu1fn+2v0SJO0khcrzt8cbHPbu38zn dekRpnr/QqcQgDvuEXjy7NPjPO5ZEPL3rnWnh2iJS0TSajcePa7cstzrRB98fqMPbRlc xcoBp20ASijvyJhlJAikAXLrkkqB5iOSw0TkGZLMHlAr0B71oOsVcIHeQ48lVf0b6clL PvFQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733145295; x=1733750095; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=2ViFvWD2hAYTuBKEMhbDqPcZsE6RzFHNeiujTaxjrOk=; b=WlZuiarbDdpNF0VEYzapLojD3MECmsy0wfRL7CQzBAm0r/8koMCSU0GSVzgvLg+6B6 vHpQzHYy7XsEAab8rFG5XgwyAD5INhqNGWzOJQ3xnXaMjidyUdxEUHyBPMWUbvThjS8/ ygQSsT7cdfBMCU8qKwmY5KhNqvlxE2/OBXBOLlK5JCGxd3CRVnzUWg/+cX3iOIHp+dq7 mwW3AYhxrSIpeHS7Sq/NqPn8EI0ecuVx0Peml5wZlUJFQIZOU3TmlQUaaido03p0Wnzm GmLkqX3oJbBqvX7oArl9jvoTv0OhlV3wkeKpX59jLPBefCYEpwRHAZ6s3/fMWyn1+oKz pA0Q== X-Gm-Message-State: AOJu0YyCuiixdnUesSXgQJqpKVz/X9Xl/tQma8l2O/GS3V8pggPIH25q KrAbVuwvKV4sQL6p8gPs7EVsigkOjFIpSKxY35Zxm8dW6nPTDeEPjf3P81toKVrvxbmhsQ1v5np N X-Gm-Gg: ASbGnctNtAZ+kidOtrx3Pma5ZMdoBKx/0s1OXjm8VmrTkh0ju9QozyNywmuEOD2aQDm +vMSZYrrbmUPEJ9EHz9Tna5j0cHwAyIVZIHOJPHWs7wK9mAkAX8udfC4q9Mfqr3avlsRgkAMSAB WgJLH2AP4N02gGOOnuFm7+WF0NioDQDwchondnFZs6ixZoWneCb4NwpZixdDBl5MxZajeZ3mNRO eMgyJ0tcgXiE/SUXGEA8A7OvD8nLwtW3MA5qFpsKtQxKuiVic+fASc= X-Received: by 2002:a5d:6c6a:0:b0:382:485b:f976 with SMTP id ffacd0b85a97d-385cbd7c5c0mr16062827f8f.15.1733145295487; Mon, 02 Dec 2024 05:14:55 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [2001:8b0:1d0::2]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-385dea1e4ebsm10160157f8f.1.2024.12.02.05.14.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 Dec 2024 05:14:55 -0800 (PST) From: Peter Maydell To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org, qemu-ppc@nongnu.org, qemu-s390x@nongnu.org, =?utf-8?q?Alex_Benn=C3=A9e?= , Richard Henderson , Paolo Bonzini , Eduardo Habkost , Song Gao , =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= , Jiaxun Yang , Aleksandar Rikalo , Nicholas Piggin , Daniel Henrique Barboza , David Hildenbrand , Ilya Leoshkevich , Thomas Huth , Mark Cave-Ayland , Artyom Tarasenko , Max Filippov Subject: [PATCH v2 for-10.0 49/54] target/sparc: Set default NaN pattern explicitly Date: Mon, 2 Dec 2024 13:13:42 +0000 Message-Id: <20241202131347.498124-50-peter.maydell@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241202131347.498124-1-peter.maydell@linaro.org> References: <20241202131347.498124-1-peter.maydell@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::335; envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x335.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Set the default NaN pattern explicitly for SPARC, and remove the ifdef from parts64_default_nan. Signed-off-by: Peter Maydell Reviewed-by: Richard Henderson --- target/sparc/cpu.c | 2 ++ fpu/softfloat-specialize.c.inc | 5 +---- 2 files changed, 3 insertions(+), 4 deletions(-) diff --git a/target/sparc/cpu.c b/target/sparc/cpu.c index 0f2997a85e6..6b66ecb3f59 100644 --- a/target/sparc/cpu.c +++ b/target/sparc/cpu.c @@ -818,6 +818,8 @@ static void sparc_cpu_realizefn(DeviceState *dev, Error **errp) set_float_3nan_prop_rule(float_3nan_prop_s_cba, &env->fp_status); /* For inf * 0 + NaN, return the input NaN */ set_float_infzeronan_rule(float_infzeronan_dnan_never, &env->fp_status); + /* Default NaN value: sign bit clear, all frac bits set */ + set_float_default_nan_pattern(0b01111111, &env->fp_status); cpu_exec_realizefn(cs, &local_err); if (local_err != NULL) { diff --git a/fpu/softfloat-specialize.c.inc b/fpu/softfloat-specialize.c.inc index ecb7a52ae7c..06185237d0f 100644 --- a/fpu/softfloat-specialize.c.inc +++ b/fpu/softfloat-specialize.c.inc @@ -136,10 +136,7 @@ static void parts64_default_nan(FloatParts64 *p, float_status *status) uint8_t dnan_pattern = status->default_nan_pattern; if (dnan_pattern == 0) { -#if defined(TARGET_SPARC) - /* Sign bit clear, all frac bits set */ - dnan_pattern = 0b01111111; -#elif defined(TARGET_HEXAGON) +#if defined(TARGET_HEXAGON) /* Sign bit set, all frac bits set. */ dnan_pattern = 0b11111111; #else