From patchwork Fri Dec 13 19:07:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 850256 Delivered-To: patch@linaro.org Received: by 2002:a05:6000:2c4:b0:385:e875:8a9e with SMTP id o4csp1690102wry; Fri, 13 Dec 2024 11:22:24 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCUkAR0VbxkMjktg0RRrqaZC8S5SojdzP3RhgDULzj7yLTvWJ2TjiGhbhJ9V6Spp3B/V+3j1uQ==@linaro.org X-Google-Smtp-Source: AGHT+IHHAvLGJHjTcaposzsTRtxy2Odhxxbp0T7jPWD+dMkzwkLLV+BCHljThN58DM0EylIT3H8w X-Received: by 2002:ac8:7d16:0:b0:466:ac8d:7341 with SMTP id d75a77b69052e-467a581d951mr68557631cf.35.1734117744577; Fri, 13 Dec 2024 11:22:24 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734117744; cv=none; d=google.com; s=arc-20240605; b=LwEt+LRJZkt5oPrMCOsEPrb2yzhlqHiNJYPdp/M8zfkMIYJikNKMCkDh3UqDLVEEgl 4jLrtIzGx1kVb1ULU8Prbext5PeqBp0OYkTeqyoJzBDTCIaarvfi22lTck5taFm/FMGb jYdVw4Q1sdSiUkv0Qfg0mLP9RmlyYGwomiiU2/zj9Z72yuWaZ4CTzHLP4MjxtT09fXAw 0lBNOkkmBmzoVX98bdCWmGj6d5XukV4kHxf4gtf/rCqHc0B5idr2kQ+fmdUWHLpdKkct +lEUIwG3fPRGHxupDiY9licEwvwXvkjyJkrddhaGcix+95M5kAxaC8Vkg2xmtddnBkWW jh/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=n5D+8o6Yro+Zz5cVKT8gicnF5oLBwjRb2DvBbHQ0DT4=; fh=YyvuBwomzljdFXIye/wZa0taozqiNL963UW1rXL1GxM=; b=KWu0wyfuFrPvJOcg106gSNcs03rJgoZvbT8cgRg2xnSjJ2Azr9UEQ5PccLCUZZWmSZ Lgnn8H+DY1C4nB6p6OED2bVnQS+Bo+5c7ETKoDuvtXJRHVNlqU29ynWke8GJtLOefsQf GsMJeDNC4jWCM44asUitIO4gN7M0hc1iP6H0gg7nhXwHAe6upJNiK1IcKLX5LG34gw/U Y1QRraMMZcgWpix8LhxOZ6sPkn5PH1JX7rDJwo+sDBSpszAHcoqSRVdR/7UKsak4IcAB j1qoSckPCzySU5yDIwqh1nTroNEAdhCgHBBv5QHwrRV/Jw5kV08LlsUMSPfsDe/67gKT OaDQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=PpEGeeC9; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d75a77b69052e-467b2ed1116si1306011cf.395.2024.12.13.11.22.24 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 13 Dec 2024 11:22:24 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=PpEGeeC9; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tMB92-0000zj-D1; Fri, 13 Dec 2024 14:16:13 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tMB7G-00075u-8W for qemu-devel@nongnu.org; Fri, 13 Dec 2024 14:14:22 -0500 Received: from mail-oa1-x30.google.com ([2001:4860:4864:20::30]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tMB7C-0007Zk-LA for qemu-devel@nongnu.org; Fri, 13 Dec 2024 14:14:21 -0500 Received: by mail-oa1-x30.google.com with SMTP id 586e51a60fabf-2a01bcd0143so1103940fac.2 for ; Fri, 13 Dec 2024 11:14:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1734117255; x=1734722055; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=n5D+8o6Yro+Zz5cVKT8gicnF5oLBwjRb2DvBbHQ0DT4=; b=PpEGeeC9Tu1owfedzcwmhKASjwBf9BxEVafuSIxghO+02QHcu8uYMDCIM95K6BYWUM y6Ns7P+9SbD1dWib5XELepF2lYMIMulfR4bttuwqo6DWlRtW3BkY3zwHrxsOuRKfyA/A OBSVaMwer+XmfQyLFbB1PYS71x2+zJoyI7Zfj6iTJe16dVmvMcUAuozuLoZRtBlXCRhn JBTRXUUfrxgZOliiHMW/BStEVX80NDDXRsjF4Cs0k6UNMaBZ3kDo4uZLEB6l7VYPJ8Ao eTG5Zdf3pS2cqK8Vn15oO9yEY/NW3vyTqIcQ92lirMZjLDhTZew3uYvSzt77aCkLxzLr kFHA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734117255; x=1734722055; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=n5D+8o6Yro+Zz5cVKT8gicnF5oLBwjRb2DvBbHQ0DT4=; b=e74+hGGvb6NHhIN4sxfrBMkPk3jEJxZXCQFFYO1COIUiHPEB+Xki/IQolRWRKSIEg0 y3Bkiwc4Xy3POAD2YY2xm5uPwXvL0VriYIHAdTQlZiJo9OgczSDDmlEkzv1Hq+1Z0yVp 1wtnn2i0sKzyDRSAhUA9pwz9dFVIxgPnvaBGIuTJwNUJIHxAhVrwCqe+6CGA/Nw+1gwy +2+fTaHV9I+OaFY+F/haTpqil9YQA9khkY1LWdTKsvjP0miU7X/1L3dcIiJCtpjC+Yeo ZxvAUHoTnc4yUpXjdr0sqTa0S22hxEHaUQUdSWxpP7xYXkvI9NWqp1y1ifhMSzgP7kDk fG2w== X-Gm-Message-State: AOJu0YxoPrDyY3YjqApxvBZB3Vp2VFyS2S6p3XP/41Vl3A9a9O1aXaUl eMx/8cDUicpesqEH026EPTbZGnqiMzLXneJr8RW8+gcoPCpBR9i3VYJxlgR8A7aemADUaA9/YQ5 4KiR/IDnZ X-Gm-Gg: ASbGncvRwHc9qEieWSKAKa/BpKDVq1xXMrGRqyCwVMKiTgYU6Io+I6O73Qoi43DUGuE v0ej2V2xA9uIw9OXM/iqzSRiHQq8L2fgEiLtX3/QehjWU7jX4U+UPAUvXAVCGahD3bEiXBTTFfN lvDiq3e0Ay7pPnoNth9Y3YPUgo6i+z2bNNmc90TfLNq23PAu+aH98sMB4zpE4o7uU9kKm7lMTTm WkDm72C9opjq3JP5JMpsm84zJMGdTx971RwnGzbXPWcQkuSPyPH3ZaLIX+hkNDr X-Received: by 2002:a05:6808:1887:b0:3eb:556e:dde6 with SMTP id 5614622812f47-3eba6867bb5mr1879165b6e.12.1734117255043; Fri, 13 Dec 2024 11:14:15 -0800 (PST) Received: from stoup.. ([187.217.227.247]) by smtp.gmail.com with ESMTPSA id 5614622812f47-3ebb478a497sm3545b6e.10.2024.12.13.11.14.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 13 Dec 2024 11:14:14 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: Alistair Francis , Palmer Dabbelt , Bin Meng , Weiwei Li , Daniel Henrique Barboza , Liu Zhiwei , qemu-riscv@nongnu.org (open list:OpenTitan) Subject: [PATCH 51/71] hw/riscv: Constify all Property Date: Fri, 13 Dec 2024 13:07:25 -0600 Message-ID: <20241213190750.2513964-56-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241213190750.2513964-1-richard.henderson@linaro.org> References: <20241213190750.2513964-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2001:4860:4864:20::30; envelope-from=richard.henderson@linaro.org; helo=mail-oa1-x30.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Signed-off-by: Richard Henderson Reviewed-by: Daniel Henrique Barboza --- hw/riscv/opentitan.c | 2 +- hw/riscv/riscv-iommu-pci.c | 2 +- hw/riscv/riscv-iommu.c | 2 +- hw/riscv/riscv_hart.c | 2 +- hw/riscv/sifive_u.c | 2 +- 5 files changed, 5 insertions(+), 5 deletions(-) diff --git a/hw/riscv/opentitan.c b/hw/riscv/opentitan.c index e2830e9dc2..8ce85ea9f7 100644 --- a/hw/riscv/opentitan.c +++ b/hw/riscv/opentitan.c @@ -306,7 +306,7 @@ static void lowrisc_ibex_soc_realize(DeviceState *dev_soc, Error **errp) memmap[IBEX_DEV_IBEX_CFG].base, memmap[IBEX_DEV_IBEX_CFG].size); } -static Property lowrisc_ibex_soc_props[] = { +static const Property lowrisc_ibex_soc_props[] = { DEFINE_PROP_UINT32("resetvec", LowRISCIbexSoCState, resetvec, 0x20000400), DEFINE_PROP_END_OF_LIST() }; diff --git a/hw/riscv/riscv-iommu-pci.c b/hw/riscv/riscv-iommu-pci.c index a42242532d..a695314bbe 100644 --- a/hw/riscv/riscv-iommu-pci.c +++ b/hw/riscv/riscv-iommu-pci.c @@ -157,7 +157,7 @@ static void riscv_iommu_pci_init(Object *obj) iommu->icvec_avail_vectors = RISCV_IOMMU_PCI_ICVEC_VECTORS; } -static Property riscv_iommu_pci_properties[] = { +static const Property riscv_iommu_pci_properties[] = { DEFINE_PROP_UINT16("vendor-id", RISCVIOMMUStatePci, vendor_id, PCI_VENDOR_ID_REDHAT), DEFINE_PROP_UINT16("device-id", RISCVIOMMUStatePci, device_id, diff --git a/hw/riscv/riscv-iommu.c b/hw/riscv/riscv-iommu.c index bbc95425b3..07fed36986 100644 --- a/hw/riscv/riscv-iommu.c +++ b/hw/riscv/riscv-iommu.c @@ -2235,7 +2235,7 @@ static void riscv_iommu_unrealize(DeviceState *dev) g_hash_table_unref(s->ctx_cache); } -static Property riscv_iommu_properties[] = { +static const Property riscv_iommu_properties[] = { DEFINE_PROP_UINT32("version", RISCVIOMMUState, version, RISCV_IOMMU_SPEC_DOT_VER), DEFINE_PROP_UINT32("bus", RISCVIOMMUState, bus, 0x0), diff --git a/hw/riscv/riscv_hart.c b/hw/riscv/riscv_hart.c index 613ea2aaa0..0df454772f 100644 --- a/hw/riscv/riscv_hart.c +++ b/hw/riscv/riscv_hart.c @@ -27,7 +27,7 @@ #include "hw/qdev-properties.h" #include "hw/riscv/riscv_hart.h" -static Property riscv_harts_props[] = { +static const Property riscv_harts_props[] = { DEFINE_PROP_UINT32("num-harts", RISCVHartArrayState, num_harts, 1), DEFINE_PROP_UINT32("hartid-base", RISCVHartArrayState, hartid_base, 0), DEFINE_PROP_STRING("cpu-type", RISCVHartArrayState, cpu_type), diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c index c5e74126b1..124ffd4842 100644 --- a/hw/riscv/sifive_u.c +++ b/hw/riscv/sifive_u.c @@ -936,7 +936,7 @@ static void sifive_u_soc_realize(DeviceState *dev, Error **errp) qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_U_QSPI2_IRQ)); } -static Property sifive_u_soc_props[] = { +static const Property sifive_u_soc_props[] = { DEFINE_PROP_UINT32("serial", SiFiveUSoCState, serial, OTP_SERIAL), DEFINE_PROP_STRING("cpu-type", SiFiveUSoCState, cpu_type), DEFINE_PROP_END_OF_LIST()