From patchwork Sun Dec 15 19:05:24 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 851009 Delivered-To: patch@linaro.org Received: by 2002:a05:6000:2c4:b0:385:e875:8a9e with SMTP id o4csp2523245wry; Sun, 15 Dec 2024 11:15:48 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCWzylrrsoerGL9ZVB9miP0ceYjdJQhpTQvhPddj98lufY9mTJaw15irNe0Wr2vOykwGxvmyGg==@linaro.org X-Google-Smtp-Source: AGHT+IGajHiftdmafuZ/pD1UfX/rSYitglsBSXiF4NM9WCX5s0+L6BqdiBzw0kLpgSAO6yZuAwAj X-Received: by 2002:a05:622a:8f1c:b0:466:957c:ab22 with SMTP id d75a77b69052e-467a582ad16mr141065411cf.43.1734290148167; Sun, 15 Dec 2024 11:15:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734290148; cv=none; d=google.com; s=arc-20240605; b=XRm+siY7nWjATIHophiuaEwLHsPg4bKDqecGA37znjWSM0rmx0RXCCURPOjwOftq0L N2WE/sqqGO9mGZjKM+apa+lkyOOPKvD8fdo1YSJf5y3wCpSZYKlB641VoFukhsO8sOeD FJm8JwTAEivAxB2S0H9siWs1+MtgO3AquzBNnspzJ3GZqL3Pax+2LiWqOHv4CaI9czZ1 CtOiSSEf7eEp5ogUFJmgXtt3sCOlcJSFdeuNYy6oofeZ2HiTKz/gRDUEWQJbUaMuCs3+ rLJYEFJCSct1pwAA2ZycoOTYqb02+iNY/l1sMILaPwq5FB1AuIsxjJA5jNl7/MiP/MBp IR4Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=gcdwxS5tqG7VqmQrfmPwO9p1z3J/hx5ZWXFaWSbhrfA=; fh=I2hSNBlDKVAGYD8LQLmqSRQVeeUH8epvzOkwBVrCdV0=; b=fc2VCJ1TU1CE0bgfo8QoIrStbr14atvdvIwr+wLFwlHGVgvQsiCaly/7cNq+RDoXpw QTkhFiDbgXSOWtWRAxA5FRXFFyOsOx1U2xMBtzs6xrNyL27a/hvUzUp4VhmWQXuurrEc 7BhBRd3AvNsnSuUVGbICm2GwZYfXxFCYY70b+bkZIL9S8oVNAGrpMobaC6V7W61sZO8W uQ2/Pmrsro065CExDLcX6aOtivSvC4v3mbobsBKNXeFY/S9qn4nNie3uIo/IdDml5X2U 3uWkO2FdfPH0w3KhRHNkNEPvsVEY6zH7rAzyA3K0La/wqUXt4I0/xzHPsZ3l711AzXfB 7z/Q==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="c5hzgK4/"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d75a77b69052e-467b2cb9bf0si44096601cf.168.2024.12.15.11.15.47 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sun, 15 Dec 2024 11:15:48 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="c5hzgK4/"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tMu0E-0004bd-Bo; Sun, 15 Dec 2024 14:10:06 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tMu04-0003YH-35 for qemu-devel@nongnu.org; Sun, 15 Dec 2024 14:09:56 -0500 Received: from mail-oi1-x232.google.com ([2607:f8b0:4864:20::232]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tMu01-0001XU-Nb for qemu-devel@nongnu.org; Sun, 15 Dec 2024 14:09:55 -0500 Received: by mail-oi1-x232.google.com with SMTP id 5614622812f47-3eba0f09c3aso972065b6e.1 for ; Sun, 15 Dec 2024 11:09:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1734289792; x=1734894592; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=gcdwxS5tqG7VqmQrfmPwO9p1z3J/hx5ZWXFaWSbhrfA=; b=c5hzgK4/eqVjPPAb6zSfs+uOY2wVPvgIzRlPgpbiNc8xVENvLW42v6jSCgUxz1L0nf o44aHy+l5y9dc7po41iA3dZ3ieq2S4jLnhFKnurAzgCtcAvAbGFohusL+SpadR3Xre2l ip8GegiJL1NGLeWbJdTdklPueXXgTnesHyxX4244+Vzko2EfVNTyLdZMnCE4n/yMfTJn AtlQKxI86+nefSJMV3Mxxqx7nAjC+Ce1WsnN6suBLi+H1z5TBnYIw55P+ny8ARXnwjO0 e1uouHMLrnjf7R/Xc7ltzHHOS+nlTTb/pofmTpFndPhxJYUCAGNB7ulGx4MVYLVSIFjH IFIA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734289792; x=1734894592; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=gcdwxS5tqG7VqmQrfmPwO9p1z3J/hx5ZWXFaWSbhrfA=; b=C76fiihE1d6Ry8DaSZCz2VbFMEri6MejoNyGRmC1ArZb7mnhAJWpxGtVQCPdVNLr4D HVUwE78XHFceE57R17Y7Zg9egcIltziSjQ/n1eVIAd6Gc31+wAt9kdh8fQLyHenjacH/ LHILIWdNM9DB1WaELPUt7qjBYw5Ikiis7+sO1dB8FBTbDPqttWUivJqcWkWlpOw23sC/ SzmAykbkYbEG7IVkHZG85+zRWem+zeMBGo/OpDmGzQpsPBxHsEYFprH4YBUDGbLp1DjI E50Lhs46gzbF1f8R6MYLP5+4Y9YuDGpMQuBvwpLaOoyNKbQm9Ll07PaNFSEMfLpgwDtI Zt6A== X-Gm-Message-State: AOJu0Yx79R+s06Nzjcs/whn21Nx2WVzvIU7I/xpYGHRHkrTANIwTHmjM EaK1Rp29Iy5bQelZR2gQG2hQh5FVHJ+CrwtjvDI/D16Cf2YUqGK0ucXN1pNxLjZlD1mHEg7F330 XotQ8ZhiE X-Gm-Gg: ASbGnctZbhoCZLiW9/QGwDlUIlcQJ7Hj36dxZydlzJl5q3CeCuxHT576pOe88JMIBVF 4f5fi+A6qw0RxnqjJ6FbAUKYgR1dQ2Wx3aRuW1ghjGbKtyDyguYjbMh8qSXsBgD4fmT+CBBM8oi k6QusoxRM9wIiiVXICoGLZYrwTxkEbFJW8eZf0B8CHbCs7tTpewDEZot8+W6COmM3swpK2fB1r6 7ctGb3zsit7xr8Lby7Q/2vL0K/Uaqxrx4ngwj33m8Gd/wNFptkv1Dpu3BIMn1TWcokgN27gkmwv /H+H42WOJV3dvaA+wQDfUZCuCYxh0bBvEM3Qu4hbWzI= X-Received: by 2002:a05:6830:258c:b0:710:fef4:3c92 with SMTP id 46e09a7af769-71e3ba26862mr7499957a34.21.1734289792489; Sun, 15 Dec 2024 11:09:52 -0800 (PST) Received: from localhost.localdomain (fixed-187-189-51-143.totalplay.net. [187.189.51.143]) by smtp.gmail.com with ESMTPSA id 46e09a7af769-71e4836f8c2sm1015316a34.34.2024.12.15.11.09.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 15 Dec 2024 11:09:52 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: stefanha@redhat.com, =?utf-8?q?C=C3=A9dric_Le_Goater?= , =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= Subject: [PULL 58/67] hw/timer: Constify all Property Date: Sun, 15 Dec 2024 13:05:24 -0600 Message-ID: <20241215190533.3222854-59-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241215190533.3222854-1-richard.henderson@linaro.org> References: <20241215190533.3222854-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::232; envelope-from=richard.henderson@linaro.org; helo=mail-oi1-x232.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Reviewed-by: Cédric Le Goater Reviewed-by: Philippe Mathieu-Daudé Signed-off-by: Richard Henderson --- hw/timer/a9gtimer.c | 2 +- hw/timer/allwinner-a10-pit.c | 2 +- hw/timer/arm_mptimer.c | 2 +- hw/timer/arm_timer.c | 2 +- hw/timer/aspeed_timer.c | 2 +- hw/timer/avr_timer16.c | 2 +- hw/timer/grlib_gptimer.c | 2 +- hw/timer/hpet.c | 2 +- hw/timer/i8254_common.c | 2 +- hw/timer/ibex_timer.c | 2 +- hw/timer/mss-timer.c | 2 +- hw/timer/nrf51_timer.c | 2 +- hw/timer/pxa2xx_timer.c | 2 +- hw/timer/renesas_cmt.c | 2 +- hw/timer/renesas_tmr.c | 2 +- hw/timer/sifive_pwm.c | 2 +- hw/timer/slavio_timer.c | 2 +- hw/timer/sse-timer.c | 2 +- hw/timer/stm32f2xx_timer.c | 2 +- hw/timer/xilinx_timer.c | 2 +- 20 files changed, 20 insertions(+), 20 deletions(-) diff --git a/hw/timer/a9gtimer.c b/hw/timer/a9gtimer.c index 8091ec18c7..c0a91bab0c 100644 --- a/hw/timer/a9gtimer.c +++ b/hw/timer/a9gtimer.c @@ -373,7 +373,7 @@ static const VMStateDescription vmstate_a9_gtimer = { } }; -static Property a9_gtimer_properties[] = { +static const Property a9_gtimer_properties[] = { DEFINE_PROP_UINT32("num-cpu", A9GTimerState, num_cpu, 0), DEFINE_PROP_END_OF_LIST() }; diff --git a/hw/timer/allwinner-a10-pit.c b/hw/timer/allwinner-a10-pit.c index d488e9782b..2904ccfb42 100644 --- a/hw/timer/allwinner-a10-pit.c +++ b/hw/timer/allwinner-a10-pit.c @@ -188,7 +188,7 @@ static const MemoryRegionOps a10_pit_ops = { .endianness = DEVICE_NATIVE_ENDIAN, }; -static Property a10_pit_properties[] = { +static const Property a10_pit_properties[] = { DEFINE_PROP_UINT32("clk0-freq", AwA10PITState, clk_freq[0], 0), DEFINE_PROP_UINT32("clk1-freq", AwA10PITState, clk_freq[1], 0), DEFINE_PROP_UINT32("clk2-freq", AwA10PITState, clk_freq[2], 0), diff --git a/hw/timer/arm_mptimer.c b/hw/timer/arm_mptimer.c index defa30b46d..6244a7a84f 100644 --- a/hw/timer/arm_mptimer.c +++ b/hw/timer/arm_mptimer.c @@ -300,7 +300,7 @@ static const VMStateDescription vmstate_arm_mptimer = { } }; -static Property arm_mptimer_properties[] = { +static const Property arm_mptimer_properties[] = { DEFINE_PROP_UINT32("num-cpu", ARMMPTimerState, num_cpu, 0), DEFINE_PROP_END_OF_LIST() }; diff --git a/hw/timer/arm_timer.c b/hw/timer/arm_timer.c index 0940e03f1d..dfa034296c 100644 --- a/hw/timer/arm_timer.c +++ b/hw/timer/arm_timer.c @@ -387,7 +387,7 @@ static const TypeInfo icp_pit_info = { .instance_init = icp_pit_init, }; -static Property sp804_properties[] = { +static const Property sp804_properties[] = { DEFINE_PROP_UINT32("freq0", SP804State, freq0, 1000000), DEFINE_PROP_UINT32("freq1", SP804State, freq1, 1000000), DEFINE_PROP_END_OF_LIST(), diff --git a/hw/timer/aspeed_timer.c b/hw/timer/aspeed_timer.c index 149f7cc5a6..4c16b5016e 100644 --- a/hw/timer/aspeed_timer.c +++ b/hw/timer/aspeed_timer.c @@ -674,7 +674,7 @@ static const VMStateDescription vmstate_aspeed_timer_state = { } }; -static Property aspeed_timer_properties[] = { +static const Property aspeed_timer_properties[] = { DEFINE_PROP_LINK("scu", AspeedTimerCtrlState, scu, TYPE_ASPEED_SCU, AspeedSCUState *), DEFINE_PROP_END_OF_LIST(), diff --git a/hw/timer/avr_timer16.c b/hw/timer/avr_timer16.c index 421920054f..2e3ce83c43 100644 --- a/hw/timer/avr_timer16.c +++ b/hw/timer/avr_timer16.c @@ -542,7 +542,7 @@ static const MemoryRegionOps avr_timer16_ifr_ops = { .impl = {.max_access_size = 1} }; -static Property avr_timer16_properties[] = { +static const Property avr_timer16_properties[] = { DEFINE_PROP_UINT8("id", struct AVRTimer16State, id, 0), DEFINE_PROP_UINT64("cpu-frequency-hz", struct AVRTimer16State, cpu_freq_hz, 0), diff --git a/hw/timer/grlib_gptimer.c b/hw/timer/grlib_gptimer.c index 6ef08f25fd..a7428ed938 100644 --- a/hw/timer/grlib_gptimer.c +++ b/hw/timer/grlib_gptimer.c @@ -403,7 +403,7 @@ static void grlib_gptimer_realize(DeviceState *dev, Error **errp) sysbus_init_mmio(sbd, &unit->iomem); } -static Property grlib_gptimer_properties[] = { +static const Property grlib_gptimer_properties[] = { DEFINE_PROP_UINT32("frequency", GPTimerUnit, freq_hz, 40000000), DEFINE_PROP_UINT32("irq-line", GPTimerUnit, irq_line, 8), DEFINE_PROP_UINT32("nr-timers", GPTimerUnit, nr_timers, 2), diff --git a/hw/timer/hpet.c b/hw/timer/hpet.c index 5399f1b2a3..46886c379e 100644 --- a/hw/timer/hpet.c +++ b/hw/timer/hpet.c @@ -745,7 +745,7 @@ static void hpet_realize(DeviceState *dev, Error **errp) qdev_init_gpio_out(dev, &s->pit_enabled, 1); } -static Property hpet_device_properties[] = { +static const Property hpet_device_properties[] = { DEFINE_PROP_UINT8("timers", HPETState, num_timers, HPET_MIN_TIMERS), DEFINE_PROP_BIT("msi", HPETState, flags, HPET_MSI_SUPPORT, false), DEFINE_PROP_UINT32(HPET_INTCAP, HPETState, intcap, 0), diff --git a/hw/timer/i8254_common.c b/hw/timer/i8254_common.c index 28fdabc321..953c1e11eb 100644 --- a/hw/timer/i8254_common.c +++ b/hw/timer/i8254_common.c @@ -238,7 +238,7 @@ static const VMStateDescription vmstate_pit_common = { } }; -static Property pit_common_properties[] = { +static const Property pit_common_properties[] = { DEFINE_PROP_UINT32("iobase", PITCommonState, iobase, -1), DEFINE_PROP_END_OF_LIST(), }; diff --git a/hw/timer/ibex_timer.c b/hw/timer/ibex_timer.c index 2bdcff532d..fba4466a89 100644 --- a/hw/timer/ibex_timer.c +++ b/hw/timer/ibex_timer.c @@ -263,7 +263,7 @@ static const VMStateDescription vmstate_ibex_timer = { } }; -static Property ibex_timer_properties[] = { +static const Property ibex_timer_properties[] = { DEFINE_PROP_UINT32("timebase-freq", IbexTimerState, timebase_freq, 10000), DEFINE_PROP_END_OF_LIST(), }; diff --git a/hw/timer/mss-timer.c b/hw/timer/mss-timer.c index b66aed56ea..e5c5cd6a84 100644 --- a/hw/timer/mss-timer.c +++ b/hw/timer/mss-timer.c @@ -279,7 +279,7 @@ static const VMStateDescription vmstate_mss_timer = { } }; -static Property mss_timer_properties[] = { +static const Property mss_timer_properties[] = { /* Libero GUI shows 100Mhz as default for clocks */ DEFINE_PROP_UINT32("clock-frequency", MSSTimerState, freq_hz, 100 * 1000000), diff --git a/hw/timer/nrf51_timer.c b/hw/timer/nrf51_timer.c index 35b0e62d5b..48fccec1bf 100644 --- a/hw/timer/nrf51_timer.c +++ b/hw/timer/nrf51_timer.c @@ -379,7 +379,7 @@ static const VMStateDescription vmstate_nrf51_timer = { } }; -static Property nrf51_timer_properties[] = { +static const Property nrf51_timer_properties[] = { DEFINE_PROP_UINT8("id", NRF51TimerState, id, 0), DEFINE_PROP_END_OF_LIST(), }; diff --git a/hw/timer/pxa2xx_timer.c b/hw/timer/pxa2xx_timer.c index 3234bbb1f4..345145bfa8 100644 --- a/hw/timer/pxa2xx_timer.c +++ b/hw/timer/pxa2xx_timer.c @@ -549,7 +549,7 @@ static const VMStateDescription vmstate_pxa2xx_timer_regs = { } }; -static Property pxa25x_timer_dev_properties[] = { +static const Property pxa25x_timer_dev_properties[] = { DEFINE_PROP_UINT32("freq", PXA2xxTimerInfo, freq, PXA25X_FREQ), DEFINE_PROP_BIT("tm4", PXA2xxTimerInfo, flags, PXA2XX_TIMER_HAVE_TM4, false), diff --git a/hw/timer/renesas_cmt.c b/hw/timer/renesas_cmt.c index cd59b08c87..6d451fa86b 100644 --- a/hw/timer/renesas_cmt.c +++ b/hw/timer/renesas_cmt.c @@ -253,7 +253,7 @@ static const VMStateDescription vmstate_rcmt = { } }; -static Property rcmt_properties[] = { +static const Property rcmt_properties[] = { DEFINE_PROP_UINT64("input-freq", RCMTState, input_freq, 0), DEFINE_PROP_END_OF_LIST(), }; diff --git a/hw/timer/renesas_tmr.c b/hw/timer/renesas_tmr.c index a93e075fcd..890f803cf8 100644 --- a/hw/timer/renesas_tmr.c +++ b/hw/timer/renesas_tmr.c @@ -463,7 +463,7 @@ static const VMStateDescription vmstate_rtmr = { } }; -static Property rtmr_properties[] = { +static const Property rtmr_properties[] = { DEFINE_PROP_UINT64("input-freq", RTMRState, input_freq, 0), DEFINE_PROP_END_OF_LIST(), }; diff --git a/hw/timer/sifive_pwm.c b/hw/timer/sifive_pwm.c index 4602fc1a61..042c89c67a 100644 --- a/hw/timer/sifive_pwm.c +++ b/hw/timer/sifive_pwm.c @@ -404,7 +404,7 @@ static const VMStateDescription vmstate_sifive_pwm = { } }; -static Property sifive_pwm_properties[] = { +static const Property sifive_pwm_properties[] = { /* 0.5Ghz per spec after FSBL */ DEFINE_PROP_UINT64("clock-frequency", struct SiFivePwmState, freq_hz, 500000000ULL), diff --git a/hw/timer/slavio_timer.c b/hw/timer/slavio_timer.c index 12cb3bac97..32991f4436 100644 --- a/hw/timer/slavio_timer.c +++ b/hw/timer/slavio_timer.c @@ -420,7 +420,7 @@ static void slavio_timer_init(Object *obj) } } -static Property slavio_timer_properties[] = { +static const Property slavio_timer_properties[] = { DEFINE_PROP_UINT32("num_cpus", SLAVIO_TIMERState, num_cpus, 0), DEFINE_PROP_END_OF_LIST(), }; diff --git a/hw/timer/sse-timer.c b/hw/timer/sse-timer.c index 115b0138c8..6b7a67941c 100644 --- a/hw/timer/sse-timer.c +++ b/hw/timer/sse-timer.c @@ -440,7 +440,7 @@ static const VMStateDescription sse_timer_vmstate = { } }; -static Property sse_timer_properties[] = { +static const Property sse_timer_properties[] = { DEFINE_PROP_LINK("counter", SSETimer, counter, TYPE_SSE_COUNTER, SSECounter *), DEFINE_PROP_END_OF_LIST(), }; diff --git a/hw/timer/stm32f2xx_timer.c b/hw/timer/stm32f2xx_timer.c index 16b47887a5..d9d745cd76 100644 --- a/hw/timer/stm32f2xx_timer.c +++ b/hw/timer/stm32f2xx_timer.c @@ -298,7 +298,7 @@ static const VMStateDescription vmstate_stm32f2xx_timer = { } }; -static Property stm32f2xx_timer_properties[] = { +static const Property stm32f2xx_timer_properties[] = { DEFINE_PROP_UINT64("clock-frequency", struct STM32F2XXTimerState, freq_hz, 1000000000), DEFINE_PROP_END_OF_LIST(), diff --git a/hw/timer/xilinx_timer.c b/hw/timer/xilinx_timer.c index 32a9df69e0..7fe3e83baa 100644 --- a/hw/timer/xilinx_timer.c +++ b/hw/timer/xilinx_timer.c @@ -242,7 +242,7 @@ static void xilinx_timer_init(Object *obj) sysbus_init_irq(SYS_BUS_DEVICE(obj), &t->irq); } -static Property xilinx_timer_properties[] = { +static const Property xilinx_timer_properties[] = { DEFINE_PROP_UINT32("clock-frequency", XpsTimerState, freq_hz, 62 * 1000000), DEFINE_PROP_UINT8("one-timer-only", XpsTimerState, one_timer_only, 0), DEFINE_PROP_END_OF_LIST(),