From patchwork Thu Feb 6 19:56:43 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 862556 Delivered-To: patch@linaro.org Received: by 2002:a5d:51d2:0:b0:385:e875:8a9e with SMTP id n18csp287388wrv; Thu, 6 Feb 2025 12:07:00 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCXD+ZH5hL/AdAkda3oON1qlXDw806xvMqHvPdTk3hGKCAHw6niZxGjdK6IMlUXp+0NDevZKCA==@linaro.org X-Google-Smtp-Source: AGHT+IHRgLDUH6QKdYA6SxJq6L+C2jrUwle/rNcptA7a8NMifUqoBaUuIQIaj7FNtxVoBrU7oKKJ X-Received: by 2002:a05:6122:2528:b0:517:4e40:6838 with SMTP id 71dfb90a1353d-51f2e252893mr809582e0c.6.1738872420386; Thu, 06 Feb 2025 12:07:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1738872420; cv=none; d=google.com; s=arc-20240605; b=HfZUpLNaPBC7xwmc35V03bQk6mAuVTaSWkQvwWqml6ByUtD6mcvEX00LffFfa5FgHZ EbdXPgqQK+c2/h1D1pxYDjSFohwfT3qXjhv63DAx7zx64qerhj6hEpUBM6ElBrI7GPIc CC3ifldHN1gxL8bOIs4/ey1sOPNPaKTZva1TEFj3ZWQsgIGAlYPj2bqrt4WEZI27LFdV wnJt0WFq0pJbpx7/LBlEzwu1ksuzpw5leBiBDn4nbLjGkOLj/F6mLmiy8saYCDtIlxMc T8xUnf3Ya9WAZ1AYlxzBE4TiA1nO4ARMmIy5J/FkdFkcq8eRf+gkW5pzgeUI+/anjGW6 heUg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=TQCjgYiJ38m/dRuOCrueWQOvHfQiGoL/F0IUorE2POg=; fh=9Ev+QBUhk6P6vR3LT1wYeDLexozsz44nqjfoyPajZCc=; b=Hyw5lAJX5S9bsEpf6mxMlW571QnAWnNxwN47p1s8Af2Awa/e8Z12/qbDAKi/CELBwF mVlMY5OmX36HV0iGsIAPECV2cpSsFa9Fr/O1zFiGJJVbofuqyk/1MJ5EzFARXqvXmOQ2 QO0Rv7lAAVvWrGGxsdCJj+NMw5ls/raaTTlieBOLdhs+7KTZv9vNS6U+Vg2EnN7Sp5W2 1B02BEOJX+RtXWLmn+KWE8Bao/KY99HYmUEoltAwIsro9uiLKJV0EZ1VfE3rcZjzRE/z pNYKuSAAGrOhWyHCy1ZUH/315IRl775QvyZf41tUas2BUrzkI5MZBtTEeVgbmwM0iut+ kSlw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=bQIBIpcR; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 71dfb90a1353d-51f2276b5efsi354851e0c.80.2025.02.06.12.07.00 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 06 Feb 2025 12:07:00 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=bQIBIpcR; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tg80r-000864-IJ; Thu, 06 Feb 2025 14:58:13 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tg80P-0007Ig-B2 for qemu-devel@nongnu.org; Thu, 06 Feb 2025 14:57:45 -0500 Received: from mail-pj1-x1029.google.com ([2607:f8b0:4864:20::1029]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tg80K-0000Zz-SG for qemu-devel@nongnu.org; Thu, 06 Feb 2025 14:57:43 -0500 Received: by mail-pj1-x1029.google.com with SMTP id 98e67ed59e1d1-2fa0c039d47so1607489a91.1 for ; Thu, 06 Feb 2025 11:57:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1738871858; x=1739476658; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=TQCjgYiJ38m/dRuOCrueWQOvHfQiGoL/F0IUorE2POg=; b=bQIBIpcR5BQBU7pmWcM/u2DNZD68+t4gdm6IVWIqLKE77pcqLs1XmkcH3iW/luRmhP J3a3dUez9HODzATjsFkmsdmT9hfkw8cUmzgjZhXlyUTpBXrXKJn+AxcFKLerkPsaf8oE 1sPO5ljQI4/WwpTGZzhw7Nu0u8VFMI/3QPJX2MXo488gNQ+lRJnmPJI1EKad9rb789aA WbBobEWeRBmXfRjKjSAvf5fySEv2y8CswR8MTVLxVF14xTd0jD/rrJIOpZClflQkrRm0 +hZ/+NI1mqYArNLSqKjL3e9P5eNlGv2SSD8A28UoZmxsnuguEGxIxf+ESeuNsEGYMgXH oK5g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738871858; x=1739476658; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=TQCjgYiJ38m/dRuOCrueWQOvHfQiGoL/F0IUorE2POg=; b=SLy0ld7Aa9uOj37iGK0hMPvIl7as/13YT8QUJSJEXqUjJpQV5QEtEMLeXzyo+4h6XW NyRq4EMsicPtUASBmYaabRjWbLH14DTyBgrdXTRVc5EXeIZ9Xbg3CpP9aJRaYswp8ZdI 7d2Fn87dUrb87fTMDq2WpUu6cJaVLZsTITUz9H9Cu9LsJbDNTBqSVcU4UFoQSLyUo9d8 v2kMrsWSwpO6reQ5uH1/XTdSVJ29+sNM/H8WBFGQhyCOwwDgAZOa22XSsC7r7cEKwW42 64JxEd3gYFKcdLzdqmESvXegaDJVTyxTix9asNYgoldXMFSCrB23v0KYMhBto4WM0wEW Q10Q== X-Gm-Message-State: AOJu0YxSJQANuSYkFzeV/TixeGttGCbswlcU/LTXcFEhpGuEkWOEeLI6 +bDdLOGBowIcaL9E247GELi3cqRidrN/e0twgoezQmCNfY5QJIIglG8p+nQezGhqPwVVsW1rslI J X-Gm-Gg: ASbGncu2qV7bUB9iXO8JJEoPsK5eoqrndDk3QKS03AtZfq5yiMSSSye8S2dE2T12+Lb UHkt2TTRrujRcSjvJotf2gr0xwnVpZTozMMMHO9FyBEXf1kXcvZ3K7KSVBPsmk9yGBCMl9fIHmJ NsfKuKGw1n06wlwQ1yEIgB3kaiGhPV4lK/mFKxE1GIHrZYxstDHgierNMdbYHvU4hk+wszcwOGx zNRjjE4srqNmwd8jPR8n/O3I5IIKBNmQ6kkh7Ds8SdzAeQ0MWdjZN3gbapnpE14OT3Y5vuOLBeW z3UzbiCUVEnHpJxmZztlzA4XB4D+MB/52mkzb3yg6aziu/U= X-Received: by 2002:a05:6a00:1f1a:b0:725:a78c:6c31 with SMTP id d2e1a72fcca58-7305d4135demr1005204b3a.3.1738871858455; Thu, 06 Feb 2025 11:57:38 -0800 (PST) Received: from stoup.. (71-212-39-66.tukw.qwest.net. [71.212.39.66]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-73048c16370sm1666993b3a.152.2025.02.06.11.57.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Feb 2025 11:57:38 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org Subject: [PATCH 29/61] target/arm: Implement SME2 ADD/SUB (array results, multiple vectors) Date: Thu, 6 Feb 2025 11:56:43 -0800 Message-ID: <20250206195715.2150758-30-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250206195715.2150758-1-richard.henderson@linaro.org> References: <20250206195715.2150758-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::1029; envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x1029.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Signed-off-by: Richard Henderson --- target/arm/tcg/translate-sme.c | 31 +++++++++++++++++++++++++++++++ target/arm/tcg/sme.decode | 20 ++++++++++++++++++++ 2 files changed, 51 insertions(+) diff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c index 09a4da1725..8aae70201c 100644 --- a/target/arm/tcg/translate-sme.c +++ b/target/arm/tcg/translate-sme.c @@ -692,6 +692,7 @@ static gen_helper_gvec_3_ptr * const f_vector_fminnm[4] = { TRANS_FEAT(FMINNM_n1, aa64_sme2, do_z2z_n1_fpst, a, f_vector_fminnm) TRANS_FEAT(FMINNM_nn, aa64_sme2, do_z2z_nn_fpst, a, f_vector_fminnm) +/* Add/Sub vector Z[m] to each Z[n*N] with result in ZA[d*N]. */ static bool do_azz_n1(DisasContext *s, arg_azz_n *a, int esz, GVecGen3FnVar *fn) { @@ -720,3 +721,33 @@ TRANS_FEAT(ADD_azz_n1_s, aa64_sme2, do_azz_n1, a, MO_32, tcg_gen_gvec_add_var) TRANS_FEAT(SUB_azz_n1_s, aa64_sme2, do_azz_n1, a, MO_32, tcg_gen_gvec_sub_var) TRANS_FEAT(ADD_azz_n1_d, aa64_sme2_i16i64, do_azz_n1, a, MO_64, tcg_gen_gvec_add_var) TRANS_FEAT(SUB_azz_n1_d, aa64_sme2_i16i64, do_azz_n1, a, MO_64, tcg_gen_gvec_sub_var) + +/* Add/Sub each vector Z[m*N] to each Z[n*N] with result in ZA[d*N]. */ +static bool do_azz_nn(DisasContext *s, arg_azz_n *a, int esz, + GVecGen3FnVar *fn) +{ + TCGv_ptr t_za; + int svl, n; + + if (!sme_smza_enabled_check(s)) { + return true; + } + + n = a->n; + t_za = get_zarray(s, a->rv, a->off, n); + svl = streaming_vec_reg_size(s); + + for (int i = 0; i < n; ++i) { + int o_za = (svl / n * sizeof(ARMVectorReg)) * i; + int o_zn = vec_full_reg_offset(s, a->zn + i); + int o_zm = vec_full_reg_offset(s, a->zm + i); + + fn(esz, t_za, o_za, tcg_env, o_zn, tcg_env, o_zm, svl, svl); + } + return true; +} + +TRANS_FEAT(ADD_azz_nn_s, aa64_sme2, do_azz_nn, a, MO_32, tcg_gen_gvec_add_var) +TRANS_FEAT(SUB_azz_nn_s, aa64_sme2, do_azz_nn, a, MO_32, tcg_gen_gvec_sub_var) +TRANS_FEAT(ADD_azz_nn_d, aa64_sme2_i16i64, do_azz_nn, a, MO_64, tcg_gen_gvec_add_var) +TRANS_FEAT(SUB_azz_nn_d, aa64_sme2_i16i64, do_azz_nn, a, MO_64, tcg_gen_gvec_sub_var) diff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode index 8b81c0a0ce..a6dee08661 100644 --- a/target/arm/tcg/sme.decode +++ b/target/arm/tcg/sme.decode @@ -260,3 +260,23 @@ SUB_azz_n1_s 11000001 0010 .... 0 .. 110 ..... 11 ... @azz_nx1_o3 n=2 SUB_azz_n1_s 11000001 0011 .... 0 .. 110 ..... 11 ... @azz_nx1_o3 n=4 SUB_azz_n1_d 11000001 0110 .... 0 .. 110 ..... 11 ... @azz_nx1_o3 n=2 SUB_azz_n1_d 11000001 0111 .... 0 .. 110 ..... 11 ... @azz_nx1_o3 n=4 + +### SME2 Multi-vector Multiple Array Vectors + +%zn_ax2 6:4 !function=times_2 +%zn_ax4 7:3 !function=times_4 + +@azz_2x2_o3 ........ ... ..... . .. ... ..... .. off:3 \ + &azz_n n=2 rv=%mova_rv zn=%zn_ax2 zm=%zm_ax2 +@azz_4x4_o3 ........ ... ..... . .. ... ..... .. off:3 \ + &azz_n n=4 rv=%mova_rv zn=%zn_ax4 zm=%zm_ax4 + +ADD_azz_nn_s 11000001 101 ....0 0 .. 110 ....0 10 ... @azz_2x2_o3 +ADD_azz_nn_s 11000001 101 ...01 0 .. 110 ...00 10 ... @azz_4x4_o3 +ADD_azz_nn_d 11000001 111 ....0 0 .. 110 ....0 10 ... @azz_2x2_o3 +ADD_azz_nn_d 11000001 111 ...01 0 .. 110 ...00 10 ... @azz_4x4_o3 + +SUB_azz_nn_s 11000001 101 ....0 0 .. 110 ....0 11 ... @azz_2x2_o3 +SUB_azz_nn_s 11000001 101 ...01 0 .. 110 ...00 11 ... @azz_4x4_o3 +SUB_azz_nn_d 11000001 111 ....0 0 .. 110 ....0 11 ... @azz_2x2_o3 +SUB_azz_nn_d 11000001 111 ...01 0 .. 110 ...00 11 ... @azz_4x4_o3