From patchwork Thu Feb 6 19:56:53 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 862549 Delivered-To: patch@linaro.org Received: by 2002:a5d:51d2:0:b0:385:e875:8a9e with SMTP id n18csp286034wrv; Thu, 6 Feb 2025 12:02:50 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCWqpidRL7WdoCZUMAdHeLHl5Qv+88g/JukB1Jak82z2pVfN6twfd+SGZhitq2CAX6ehS8kVKA==@linaro.org X-Google-Smtp-Source: AGHT+IFhJ201FK3Y4j37V2XiYhjHZXKfFYsBfG+k0Qf1QCRHd9y5Jz1rJHHz7PE6udUAB/OxTyfa X-Received: by 2002:a05:6102:cd3:b0:4b9:bd43:9778 with SMTP id ada2fe7eead31-4ba85defea8mr462949137.8.1738872169879; Thu, 06 Feb 2025 12:02:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1738872169; cv=none; d=google.com; s=arc-20240605; b=UTK5itKs50/5smc09pIaJBZLAwpxiMeqJZXfz1ARTQQjBlZ8SGVOWQNWaZLe4QNtze jFVxtIxFXa1/REBb1Mnzz1jycPfFPjjVfXqDdB/bUxpL0WxFZnSaz4O9K2ocXvdIDmKt ZiZdXpQkyefJiWSa+ExeqJJcoAQqzvpNm13ncivAnafVss7v3RSp9OpG9sYPwVh3KSid 2FPLfIoF2M2lQ8fvjxJeFUn8q5UZ3unzBPsyxwuee2KqI0vl2VuuilueoOGZcUFRFnlU j98I6pEVRN0f8ezRf01XaV4Z9eWh/SDbaIzTSZakgYwPiAntYy4qTpDjE2bep7aMRYw9 HYDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=4vCaHxxYIkSj3q0UsyKH2F9kl7U5ibwE8cj80OnY95U=; fh=9Ev+QBUhk6P6vR3LT1wYeDLexozsz44nqjfoyPajZCc=; b=U2H69t0twVht0JsepfyU34Z9HFStMxKrRPXv4b26Hm43Ez7T6vaj98e33X8deCcjFH se593Kz3SeOj2ZSij2PCrsTHabv/PkZ/IOR7pzCRwH64nia+EanJ4b+Of7YClO4VBAT2 gtrxERU8s7Btt5MfogXphvMRENfReoPsXngo062nhFXsy8Pzckk0Ee1gm6eia0BKP2Fa 7mjLkBDXuB1pr6NV5zuYIh1HBN8+UNZ0oGaeoRH2LyWXrsRc/6SenqOKp40GqofQI/uj IdLJbYziFJXZmOqzqaH2JfbR5VrEADjBEMXjPt1+RLxSU5xg21aAOOVA3LZ26H3HBRzA 4SmQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="U/TbSCg5"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id ada2fe7eead31-4ba778e7639si381575137.503.2025.02.06.12.02.49 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 06 Feb 2025 12:02:49 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="U/TbSCg5"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tg80z-0000G0-Dj; Thu, 06 Feb 2025 14:58:21 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tg80U-0007Nr-Ln for qemu-devel@nongnu.org; Thu, 06 Feb 2025 14:57:50 -0500 Received: from mail-pl1-x62f.google.com ([2607:f8b0:4864:20::62f]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tg80R-0000e0-6F for qemu-devel@nongnu.org; Thu, 06 Feb 2025 14:57:50 -0500 Received: by mail-pl1-x62f.google.com with SMTP id d9443c01a7336-21670dce0a7so32027595ad.1 for ; Thu, 06 Feb 2025 11:57:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1738871866; x=1739476666; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4vCaHxxYIkSj3q0UsyKH2F9kl7U5ibwE8cj80OnY95U=; b=U/TbSCg5JmDlRnFNivJkVqi+fTup93/Z3mhInHYLLTWPBsCqhAdSps5TpGuPsbUuSm zDtOfDT1wIEcXXSkPYachgeMymxSbK3SfFZ/nyJHjnUnJPzRlUq3FLue35e7AX1dvhTR GQ/GVsOC6yeLOJdp/6WrhDbBVd8DNjDisj551ee+UCCojax2M51n7whWl7cPc5vAC7uB lynJhgOhKVt/zOtV7VOGNe8Il/ru5IMS4uISwVdNPfe/DxT0dqLnVp3J5qbQEAUvMBEn Rp45AsVi0HFM4Qij9Tm7ZSJ3vkA4FljgLYNyu8L8FH6X1JAp96Sl2JwxC4yqfT5kdoeb pG9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738871866; x=1739476666; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4vCaHxxYIkSj3q0UsyKH2F9kl7U5ibwE8cj80OnY95U=; b=eXoIqnYAwz6bApAI0Uj8Nqs6QSf5gjpTc6fiX4T/1Qds5PLWcTSMw9I/FbM5iiSn5G 2PbGz4v0kw2TsYoX0O4/im+NdZKxVKtz9SALTz3VS95Co1zqHmqg2Jk2VJJPSZXSbP9H 7TABUbfa4jzu4BHTt16aQFsbEjnEMcK3F42gqWSMgrA4/cbgijB7gdT4FwRXeZSYDZbS 2JL3RFu9BUCk3nVqahndQT27WSglLNkfxSBQtw5sSpd0qj6AtZ6B6J7GTLKQOwVYSXlx K9qTLOIptHfPSJuQHd+vsSJVbnCXKuTcmD5DwLw4/h+7Ixkhs96h8FeuJscQiJyZrRiT n6gA== X-Gm-Message-State: AOJu0YwU+XWEEAwazatmmCIEwbKmN5xSo3jmqQ4BKVIy2XmkD0j5ylVx uIoHKelI6Rzp1iJBnrOzJTl4SWDvtEV4ECqbf8oFdyUwBvviwju8ovWT53mpwATxasaDndtvJNE 2 X-Gm-Gg: ASbGncuMiQOtM/tY3IhHTkDb0MVsgnqy5G42lJggqjSF1kPUwkOhmkVA6d4PIM/1296 d37U7P/QPRB1CRCGSE63bBHRhm/bX/EpNnkGF6P2rQtXDXYFCaJuHgxovLSJOhYGCeWGkPrY+Fd VFOMfV5kSRICIzPW+zKaAZr6KLqPNczGy/WXTJLlabmT/2zxkdyFJEfw0rbt8qhBHV+q95RMl6g I9iUfB5IjFITiC7miAqDhL9DvkdVLgCxvVdzmB6AXW5ctyPdtjJoQzr69UqCBuI8y4fXAaaVZwS ZFT5oLL6Im+rA02Acmtf1K7eCOXl2iuzYh923gyeHvuO58o= X-Received: by 2002:a05:6a00:929c:b0:729:597:4fa9 with SMTP id d2e1a72fcca58-7305d53a88fmr849788b3a.22.1738871865781; Thu, 06 Feb 2025 11:57:45 -0800 (PST) Received: from stoup.. (71-212-39-66.tukw.qwest.net. [71.212.39.66]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-73048c16370sm1666993b3a.152.2025.02.06.11.57.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Feb 2025 11:57:45 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org Subject: [PATCH 39/61] target/arm: Implement SME2 SMLAL, SMLSL, UMLAL, UMLSL Date: Thu, 6 Feb 2025 11:56:53 -0800 Message-ID: <20250206195715.2150758-40-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250206195715.2150758-1-richard.henderson@linaro.org> References: <20250206195715.2150758-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::62f; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62f.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Signed-off-by: Richard Henderson --- target/arm/tcg/translate-sme.c | 29 ++++++++++++++++++++++ target/arm/tcg/sme.decode | 44 ++++++++++++++++++++++++++++++++++ 2 files changed, 73 insertions(+) diff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c index 492933d42d..f43511335f 100644 --- a/target/arm/tcg/translate-sme.c +++ b/target/arm/tcg/translate-sme.c @@ -1003,3 +1003,32 @@ TRANS_FEAT(UVDOT_nx_4h, aa64_sme, do_vdot_nx, a, gen_helper_sme2_uvdot_idx_4h) TRANS_FEAT(SUVDOT_nx_4b, aa64_sme, do_vdot_nx, a, gen_helper_sme2_suvdot_idx_4b) TRANS_FEAT(USVDOT_nx_4b, aa64_sme, do_vdot_nx, a, gen_helper_sme2_usvdot_idx_4b) + +static bool do_smlal(DisasContext *s, arg_azz_n *a, bool multi, + gen_helper_gvec_4 *fn) +{ + return do_azz_acc(s, a->n, 2, a->rv, a->off, a->zn, a->zm, + 0, 0, multi, fn); +} + +TRANS_FEAT(SMLAL_n1, aa64_sme, do_smlal, a, false, gen_helper_sve2_smlal_zzzw_s) +TRANS_FEAT(SMLSL_n1, aa64_sme, do_smlal, a, false, gen_helper_sve2_smlsl_zzzw_s) +TRANS_FEAT(UMLAL_n1, aa64_sme, do_smlal, a, false, gen_helper_sve2_umlal_zzzw_s) +TRANS_FEAT(UMLSL_n1, aa64_sme, do_smlal, a, false, gen_helper_sve2_umlsl_zzzw_s) + +TRANS_FEAT(SMLAL_nn, aa64_sme, do_smlal, a, true, gen_helper_sve2_smlal_zzzw_s) +TRANS_FEAT(SMLSL_nn, aa64_sme, do_smlal, a, true, gen_helper_sve2_smlsl_zzzw_s) +TRANS_FEAT(UMLAL_nn, aa64_sme, do_smlal, a, true, gen_helper_sve2_umlal_zzzw_s) +TRANS_FEAT(UMLSL_nn, aa64_sme, do_smlal, a, true, gen_helper_sve2_umlsl_zzzw_s) + +static bool do_smlal_nx(DisasContext *s, arg_azx_n *a, + gen_helper_gvec_4 *fn) +{ + return do_azz_acc(s, a->n, 2, a->rv, a->off, a->zn, a->zm, + a->idx << 1, 0, false, fn); +} + +TRANS_FEAT(SMLAL_nx, aa64_sme, do_smlal_nx, a, gen_helper_sve2_smlal_idx_s) +TRANS_FEAT(SMLSL_nx, aa64_sme, do_smlal_nx, a, gen_helper_sve2_smlsl_idx_s) +TRANS_FEAT(UMLAL_nx, aa64_sme, do_smlal_nx, a, gen_helper_sve2_umlal_idx_s) +TRANS_FEAT(UMLSL_nx, aa64_sme, do_smlal_nx, a, gen_helper_sve2_umlsl_idx_s) diff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode index 4146744a46..ec011d9382 100644 --- a/target/arm/tcg/sme.decode +++ b/target/arm/tcg/sme.decode @@ -311,6 +311,22 @@ UDOT_n1_4h 11000001 011 1 .... 0 .. 101 ..... 10 ... @azz_nx1_o3 n=4 UDOT_n1_2h 11000001 011 0 .... 0 .. 101 ..... 11 ... @azz_nx1_o3 n=2 UDOT_n1_2h 11000001 011 1 .... 0 .. 101 ..... 11 ... @azz_nx1_o3 n=4 +SMLAL_n1 11000001 011 0 .... 0 .. 011 ..... 00 ... @azz_nx1_o3x2 n=1 +SMLAL_n1 11000001 011 0 .... 0 .. 010 ..... 000 .. @azz_nx1_o2x2 n=2 +SMLAL_n1 11000001 011 1 .... 0 .. 010 ..... 000 .. @azz_nx1_o2x2 n=4 + +SMLSL_n1 11000001 011 0 .... 0 .. 011 ..... 01 ... @azz_nx1_o3x2 n=1 +SMLSL_n1 11000001 011 0 .... 0 .. 010 ..... 010 .. @azz_nx1_o2x2 n=2 +SMLSL_n1 11000001 011 1 .... 0 .. 010 ..... 010 .. @azz_nx1_o2x2 n=4 + +UMLAL_n1 11000001 011 0 .... 0 .. 011 ..... 10 ... @azz_nx1_o3x2 n=1 +UMLAL_n1 11000001 011 0 .... 0 .. 010 ..... 100 .. @azz_nx1_o2x2 n=2 +UMLAL_n1 11000001 011 1 .... 0 .. 010 ..... 100 .. @azz_nx1_o2x2 n=4 + +UMLSL_n1 11000001 011 0 .... 0 .. 011 ..... 11 ... @azz_nx1_o3x2 n=1 +UMLSL_n1 11000001 011 0 .... 0 .. 010 ..... 110 .. @azz_nx1_o2x2 n=2 +UMLSL_n1 11000001 011 1 .... 0 .. 010 ..... 110 .. @azz_nx1_o2x2 n=4 + ### SME2 Multi-vector Multiple Array Vectors %zn_ax2 6:4 !function=times_2 @@ -371,6 +387,18 @@ UDOT_nn_4h 11000001 111 ...01 0 .. 101 ...00 10 ... @azz_4x4_o3 UDOT_nn_2h 11000001 111 ....0 0 .. 101 ....0 11 ... @azz_2x2_o3 UDOT_nn_2h 11000001 111 ...01 0 .. 101 ...00 11 ... @azz_4x4_o3 +SMLAL_nn 11000001 111 ....0 0 .. 010 ....0 000 .. @azz_2x2_o2x2 +SMLAL_nn 11000001 111 ...01 0 .. 010 ...00 000 .. @azz_4x4_o2x2 + +SMLSL_nn 11000001 111 ....0 0 .. 010 ....0 010 .. @azz_2x2_o2x2 +SMLSL_nn 11000001 111 ...01 0 .. 010 ...00 010 .. @azz_4x4_o2x2 + +UMLAL_nn 11000001 111 ....0 0 .. 010 ....0 100 .. @azz_2x2_o2x2 +UMLAL_nn 11000001 111 ...01 0 .. 010 ...00 100 .. @azz_4x4_o2x2 + +UMLSL_nn 11000001 111 ....0 0 .. 010 ....0 110 .. @azz_2x2_o2x2 +UMLSL_nn 11000001 111 ...01 0 .. 010 ...00 110 .. @azz_4x4_o2x2 + ### SME2 Multi-vector Indexed &azx_n n off rv zn zm idx @@ -449,3 +477,19 @@ UVDOT_nx_4h 11000001 1101 .... 1 .. 01 . ...00 11 ... @azx_4x1_i1_o3 SUVDOT_nx_4b 11000001 0101 .... 1 .. 0 .. ...01 11 ... @azx_4x1_i2_o3 USVDOT_nx_4b 11000001 0101 .... 1 .. 0 .. ...01 01 ... @azx_4x1_i2_o3 + +SMLAL_nx 11000001 1100 .... . .. 1 .. ..... 00 ... @azx_1x1_o3x2 +SMLAL_nx 11000001 1101 .... 0 .. 1 .. ....0 00 ... @azx_2x1_o2x2 +SMLAL_nx 11000001 1101 .... 1 .. 1 .. ...00 00 ... @azx_4x1_o2x2 + +SMLSL_nx 11000001 1100 .... . .. 1 .. ..... 01 ... @azx_1x1_o3x2 +SMLSL_nx 11000001 1101 .... 0 .. 1 .. ....0 01 ... @azx_2x1_o2x2 +SMLSL_nx 11000001 1101 .... 1 .. 1 .. ...00 01 ... @azx_4x1_o2x2 + +UMLAL_nx 11000001 1100 .... . .. 1 .. ..... 10 ... @azx_1x1_o3x2 +UMLAL_nx 11000001 1101 .... 0 .. 1 .. ....0 10 ... @azx_2x1_o2x2 +UMLAL_nx 11000001 1101 .... 1 .. 1 .. ...00 10 ... @azx_4x1_o2x2 + +UMLSL_nx 11000001 1100 .... . .. 1 .. ..... 11 ... @azx_1x1_o3x2 +UMLSL_nx 11000001 1101 .... 0 .. 1 .. ....0 11 ... @azx_2x1_o2x2 +UMLSL_nx 11000001 1101 .... 1 .. 1 .. ...00 11 ... @azx_4x1_o2x2