From patchwork Wed Feb 12 22:01:54 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 864504 Delivered-To: patch@linaro.org Received: by 2002:a5d:47a6:0:b0:38f:210b:807b with SMTP id 6csp147360wrb; Wed, 12 Feb 2025 14:03:54 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCW2aztq23v7Ap2+1D3ggU9pulL5uIrX2jBLMS5DgIEFMlMkLrLlWGFTNX4K2ySsy50dJ4apkQ==@linaro.org X-Google-Smtp-Source: AGHT+IF1zeqQ7N6jtwqfWugbaorNUTkYjpqu+uZkDe7fhrrC56ySebk7Ao/X4fP1cvfZE2kc1xab X-Received: by 2002:a05:622a:17c3:b0:471:914c:5098 with SMTP id d75a77b69052e-471bed84d76mr16195761cf.29.1739397834287; Wed, 12 Feb 2025 14:03:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1739397834; cv=none; d=google.com; s=arc-20240605; b=lBXmq8O8wZ7hyz+sVGi6AG9IFgVraRVqekA2cVum2NCv7fzH1dJPtRgwHYhWUghCtM Hh70nF/09RzDWqaClQ8oI2ztqrmhih2RCl6RJIUfnzqg6Y4o1yzdZLrN1XQS3QVXqdR2 Rewho4vOMfPYkjLsi+V7WkKBUErh4cVTN7tmEg87tO+eeF9zz5kNQE54dMZ4T08bmRcF mY2C/fY3j0Mn4r+N0m3Z5/BCMf9+I94EwUgX6ka0CNJBGnJu1AqioBihcmeP7IEFgajN BShuAmwXmNBsarSQxLHcOPK1aopvR/e6URek/5P80RE/GMy/4Ths+oASadUefwUKG8NJ PQNg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=MmaajkaaAGIJ5jI2bE/DwNAq4pcqOQSPMALbdv9/6WI=; fh=8mBO+FwhNjUD9ALhUxcYEwIlwc/hLQI6+6+QuDX34lg=; b=dp2avD/Sdds0WDwPhSQKifBrYJRzzrjcVe4YhDf4zvBKuL9p3XYR4gRf688pw6+NLI dkmR+z1Mduko7LOqdmFaOqBoFCYr1RVeCWF9SlldNieF55022OSXR0LakLdErF4hfDtL nY8FYjRJsskQhF02OF9mnVV9n7vqDLV7dgDGoXaVMoKHWSrHqfgzqumIgCsw6cReWWhs AqfJG3tS6X32/4rivcUqm16kY7bwbY94R4FL5B0tG7pzCEAq7FRDR9YuK5DKCEf4lTyz xr/yNP/8vaoy7L4yNcOp5AATJCVaMWCDNFpShm5YxpQVnXzn6fUnuiwYUm2QYMYMUMjw oKmg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ccv+2o8Q; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d75a77b69052e-47153be8425si146831821cf.652.2025.02.12.14.03.54 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Wed, 12 Feb 2025 14:03:54 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ccv+2o8Q; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tiKo7-0006pT-Ea; Wed, 12 Feb 2025 17:02:11 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tiKo2-0006nA-31 for qemu-devel@nongnu.org; Wed, 12 Feb 2025 17:02:06 -0500 Received: from mail-pj1-x1031.google.com ([2607:f8b0:4864:20::1031]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tiKo0-0004TA-Cl for qemu-devel@nongnu.org; Wed, 12 Feb 2025 17:02:05 -0500 Received: by mail-pj1-x1031.google.com with SMTP id 98e67ed59e1d1-2fa7465baceso573551a91.0 for ; Wed, 12 Feb 2025 14:02:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1739397723; x=1740002523; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=MmaajkaaAGIJ5jI2bE/DwNAq4pcqOQSPMALbdv9/6WI=; b=ccv+2o8QQWIfFgvjY94SXiexTUccnzk7GdmRmApH9SucsKkdi0djG2e9VczgDJDOUk epFBFoNPpm0WtrnDPETAk9Lsx5pGY8GtWUljWGimjS4SNNApUNo7bKc8vAY7mver9hT1 m+5iDplbD17mJrO3LA7WVqWiGvKd4VripBy0lxl+W4R5ONB44LGfYrP8vaL/Bv5lAfwC M6vNdHPu/ZfU0v7AyiIpJHfuJyuNNo/B7JTMUePan8zG4qjq5fT/8WTTi4qJTjslQFaZ NwREd+gK1YcOyyamnVduhIF0vhYoGl1Y47iLN3979Xg53irXWSyOcIH/7QhEXZJCNET0 x6Pg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739397723; x=1740002523; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MmaajkaaAGIJ5jI2bE/DwNAq4pcqOQSPMALbdv9/6WI=; b=BRa28MMiJbnesC+9lMhrpznwwkbsvWq2FjlZi0ZH99AHDT6wEVh3GuxypYFkVbb1DL EksIof/em3Wwi2/mn8DN6tb6iOYf4XsuZdjpmK2P+MmOLQilc0tkVANnMS++swWthmtv yNJlRpzh0LbLLcaIqYrFsvlO0YG6N2/Id54MsYfCSYoASAtJJyXMfvjGgVSiVqXMU6qe BdgcMbDaQq+2lOalbHLXdg2imR2Di6hvuUswTweJ0MkRVWPzXfpn9PFbDK6afMB6c3JM tGTdTL28eA96++0ddY4QiZMP2s97hxZaetL6c/QIIsPGKhmg65xOIItRGnk0otoLmqWl 5eZQ== X-Gm-Message-State: AOJu0YwkKYGFQEcCOP/Nx9JO0fh21VxvAhwN49xerHvjupqtYF81iPye /mXOttXmvn6+ZguWzoAxoiqrlUA3fh2e90L9tXoS45/8I+X586WdQvEWBh3rA18HKE2rrNsWPVB z X-Gm-Gg: ASbGncsow6kdue2008z48IW9IVfHEiEGIpEWG6sPAHTWWyiEHASheR+bTqceaFYmB09 grblZhlZ+IMmsdhW1wb839AUBkZ5uzlYOaRp8j2UUrpYO5L0B8pIr6h7SivHulVzf0yUl5F/VmV XxMzs5b3Xq3u8Zeanef33G3+cNCpLVGLCJ45En9VrFYUlBzoaqThtC0eqAJd2zASYI1P8czHA9t y/PwkSgRS/PPwKqyAJ48ohIGQUhOwg4an9XT5gDOf+Nj8dTszg+ESD20naI81UnHVLstVsWbRNn 88rKSnQhV42aByhvDapNK2Krk6PfgbaYS/956bDlwqQ5fJQ= X-Received: by 2002:a17:90b:1b0b:b0:2ee:cddd:2454 with SMTP id 98e67ed59e1d1-2fc0e4b9e47mr1251934a91.15.1739397722792; Wed, 12 Feb 2025 14:02:02 -0800 (PST) Received: from stoup.. (71-212-39-66.tukw.qwest.net. [71.212.39.66]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2fbf98b4c52sm1964837a91.4.2025.02.12.14.02.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Feb 2025 14:02:02 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: edgar.iglesias@gmail.com, philmd@linaro.org Subject: [PATCH 8/9] target/microblaze: Drop DisasContext.r0 Date: Wed, 12 Feb 2025 14:01:54 -0800 Message-ID: <20250212220155.1147144-9-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250212220155.1147144-1-richard.henderson@linaro.org> References: <20250212220155.1147144-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::1031; envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x1031.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Return a constant 0 from reg_for_read, and a new temporary from reg_for_write. Signed-off-by: Richard Henderson --- target/microblaze/translate.c | 24 ++---------------------- 1 file changed, 2 insertions(+), 22 deletions(-) diff --git a/target/microblaze/translate.c b/target/microblaze/translate.c index a1d81b0166..5750c45dac 100644 --- a/target/microblaze/translate.c +++ b/target/microblaze/translate.c @@ -63,9 +63,6 @@ typedef struct DisasContext { DisasContextBase base; const MicroBlazeCPUConfig *cfg; - TCGv_i32 r0; - bool r0_set; - /* Decoder. */ uint32_t ext_imm; unsigned int tb_flags; @@ -179,14 +176,7 @@ static TCGv_i32 reg_for_read(DisasContext *dc, int reg) if (likely(reg != 0)) { return cpu_R[reg]; } - if (!dc->r0_set) { - if (dc->r0 == NULL) { - dc->r0 = tcg_temp_new_i32(); - } - tcg_gen_movi_i32(dc->r0, 0); - dc->r0_set = true; - } - return dc->r0; + return tcg_constant_i32(0); } static TCGv_i32 reg_for_write(DisasContext *dc, int reg) @@ -194,10 +184,7 @@ static TCGv_i32 reg_for_write(DisasContext *dc, int reg) if (likely(reg != 0)) { return cpu_R[reg]; } - if (dc->r0 == NULL) { - dc->r0 = tcg_temp_new_i32(); - } - return dc->r0; + return tcg_temp_new_i32(); } static bool do_typea(DisasContext *dc, arg_typea *arg, bool side_effects, @@ -1621,8 +1608,6 @@ static void mb_tr_init_disas_context(DisasContextBase *dcb, CPUState *cs) dc->cfg = &cpu->cfg; dc->tb_flags = dc->base.tb->flags; dc->ext_imm = dc->base.tb->cs_base; - dc->r0 = NULL; - dc->r0_set = false; dc->mem_index = cpu_mmu_index(cs, false); dc->jmp_cond = dc->tb_flags & D_FLAG ? TCG_COND_ALWAYS : TCG_COND_NEVER; dc->jmp_dest = -1; @@ -1660,11 +1645,6 @@ static void mb_tr_translate_insn(DisasContextBase *dcb, CPUState *cs) trap_illegal(dc, true); } - if (dc->r0) { - dc->r0 = NULL; - dc->r0_set = false; - } - /* Discard the imm global when its contents cannot be used. */ if ((dc->tb_flags & ~dc->tb_flags_to_set) & IMM_FLAG) { tcg_gen_discard_i32(cpu_imm);