From patchwork Sat Mar 8 21:36:36 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 871564 Delivered-To: patch@linaro.org Received: by 2002:a5d:64ce:0:b0:38f:210b:807b with SMTP id f14csp328905wri; Sat, 8 Mar 2025 13:40:45 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCWHd0CLre/WYJMGs/AN840A73jjgaN7uzkMfMhn2YUSmG7TH92CA/TiMl0Xb/A/guqv15nglA==@linaro.org X-Google-Smtp-Source: AGHT+IEMpTxlvG5afjSVqTTUSN8B1WpPx89Tbz5TRaQIvuJ+HeAHerIJrAh/zq7MdhviufOfIfQ6 X-Received: by 2002:a05:6214:21ab:b0:6e8:9cd3:80d5 with SMTP id 6a1803df08f44-6e9005ea299mr112606866d6.13.1741470045109; Sat, 08 Mar 2025 13:40:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1741470045; cv=none; d=google.com; s=arc-20240605; b=UleYcfxMkYOG7dvV79Le5tPla75ctU5q6dyEG/DA2qebQA1xZLStdR7idojWdEJkVZ sy2vn3w9f1hoAuiBmJGQ7znsreLZkp4IQ1lxIfEuPv9ExsPtq+dH+vNkw1HfvF9fUaky gVvPGe6FMO0NyGSSdhlVAM8SC3SNkg75lZeDmuMQJwD8TDhm3/l0e0oT+qODlQHYrFET n/zcIXwLqS+LE4KJlORVG8gf4VdeBoJtCGx3ZlaUNFyc9gLVrbrz5rLONAH0Hk72W1gq ytGoZvzB9qjL9mXWo19gT2hy+d6zDdEm0BeVH/rOkB1mktLta0L1hA9dZCyGFyeaMSif tttA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=M76BvQDiEF2f2PItQcUpRY11DWy0Vj4F0agjAvaV/Ks=; fh=0aqMpdNpISQJCzOYtHef9CdeEduyrfTLGfdd21icOMA=; b=ZFHF4rHJPgTbPluTJ5HKxAt6tEMGzDnlQKevTLrZtRj4uQsg8+VNzqAD4hZNbjczt8 pLWcySXfDIBtyiNfraMrJVDf/U81wOJYbn1ZS6lh01T3zwwRCSH6DyUC7HEdu+ZuoewX LpjirxmVRm/h0r6UATMddYmJVLDZbo+1+Ln6VjTYjgRf5xAWIAn44sM6aCF8wYyBlC4l jP0/+pIkV2DDIYbd6NOnpZ1/LNYwXPW0/dveRkF9LUMErZTrQW5BraQKmbY+0G83kCCr Kr+L4xnp9eHk7h8D6ivYAvOznreGuhnUQL/R6XFfPFarcZ+rMNARR6wO8tcubp5og5Nm LCKA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Ci72cBwx; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 6a1803df08f44-6e8f7161fddsi60534066d6.213.2025.03.08.13.40.44 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sat, 08 Mar 2025 13:40:45 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Ci72cBwx; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tr1tB-0000PJ-20; Sat, 08 Mar 2025 16:39:21 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tr1rZ-0005i7-AX for qemu-devel@nongnu.org; Sat, 08 Mar 2025 16:37:44 -0500 Received: from mail-wm1-x32a.google.com ([2a00:1450:4864:20::32a]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tr1rW-0003yy-72 for qemu-devel@nongnu.org; Sat, 08 Mar 2025 16:37:41 -0500 Received: by mail-wm1-x32a.google.com with SMTP id 5b1f17b1804b1-43bc638686eso25105915e9.1 for ; Sat, 08 Mar 2025 13:37:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1741469856; x=1742074656; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=M76BvQDiEF2f2PItQcUpRY11DWy0Vj4F0agjAvaV/Ks=; b=Ci72cBwx9CrTNogSl7s0Ch6ssFrfRmez7YqnXyaSNXgxCraWrVJOUn8GQ9PMBBYfTw wJ2/M9Un8rcR9DxgW492FgNVHmQsSlhruXC7lAeNfmbbJujS23WEQ99wThZ5MTMnnoNL GhoPG4FkzdEPv41PSPgGeANkLVoQptI2VTMuNSGo2R2qHoUzkQ9rtxzAbS3xDrtgPMvW 7i2AJhUa5wmUDNl5IdaTyl5YpNnXuFl+BbMjeNSNyBBtxJWkX09L4OvHTfH9hYd0zyYs LYlXIlnZyPlZ3jZeHfzdG1DXBmZLFTYXatK/k7WHqt8ANB/ThijwT/r2VA7Fx64t7jve Yc1A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1741469856; x=1742074656; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=M76BvQDiEF2f2PItQcUpRY11DWy0Vj4F0agjAvaV/Ks=; b=JIV0BaPtRaTr8v7FzqNHjxqJgXRin9tuTItSD+Y3lZ7u+R5HaJCRQEItRhsMJjzauy Epx+76p2tj2sGndx125r0I9KZf9AvmBJV8sIzHk1DRN8eeNejGq4SXp/LHdWRuAYF7wt z83hA2UaMD3Fb1IXpV3squAsyWkQEBWlzK4AXncVgMXTZEpQBQ3OWYW+n5TMZ3pOIKgu WHc+nUKIYfkM30ahSAMsHT27E7pzTB2QBTJ0j7oke6MNra6lFipNKpXhiKGziVaLab/N MCBai04nV79GIcaj+kHD72JXlEqyk7l1AGBICf8HxfclngHL9c99WjPlciS3eTrInLfJ ccKw== X-Gm-Message-State: AOJu0YyjTqDlIgiwx1TGRLDlVwjyfrEMkYW9cglGHQtJDkXOtmHv6gnD uLsi10toneZkkogH2NDRtz8jfuBaOF9e5qV6u4FcC0+CsY+TqZHwn/WV10tQANA8rsai7MR84SP YL0Y= X-Gm-Gg: ASbGncvzVCP9gHIUiHbIwXMcWKUBfDovAon58p9ose9MGT9ornXYEVAM5IKpPh7YkTQ hnMVqjp32yPkZogIJ0X7t7NqXQf3eDRse3Cb0MX6tf+PTCYilz2MLRyQpxXBFaYgEyuGxgHeQJi PN21715F1w/2aIRi9NslHbMw1t/joez0LfmWHpJx5jc7oq6ClqkkFKvpkWPFkP3Smuk5sgQRiRd 4Iw0YJbtIgl6cgDZjJ3TzcxoIZarYCAU6ZJeCD/vDK8LLVoQ0w19Cmf4VYUydxHxdMpsOLsIIKl oMJV2oRSAqAXK6ho/Uw0chgE8zMmlpinLNjw6B+wt2lTvObVTdsrCmuq2DvtRIcFn+mmXJd1TOC kLnB4NhJDBvDLQjuEEoU= X-Received: by 2002:a5d:64ab:0:b0:390:f9d0:5e7 with SMTP id ffacd0b85a97d-3913af025b1mr2945488f8f.13.1741469855895; Sat, 08 Mar 2025 13:37:35 -0800 (PST) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3912bee262esm9903118f8f.0.2025.03.08.13.37.34 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Sat, 08 Mar 2025 13:37:35 -0800 (PST) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org, BALATON Zoltan Cc: =?utf-8?q?Daniel_P=2E_Berrang=C3=A9?= , Eduardo Habkost , Peter Maydell , qemu-ppc@nongnu.org, Paolo Bonzini , =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= , Andrey Smirnov , Bernhard Beschow , Jean-Christophe Dubois , Guenter Roeck , qemu-block@nongnu.org, Bin Meng , qemu-arm@nongnu.org Subject: [PATCH v4 10/14] hw/sd/sdhci: Convert SDHCIState::endianness to EndianMode Date: Sat, 8 Mar 2025 22:36:36 +0100 Message-ID: <20250308213640.13138-11-philmd@linaro.org> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20250308213640.13138-1-philmd@linaro.org> References: <20250308213640.13138-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::32a; envelope-from=philmd@linaro.org; helo=mail-wm1-x32a.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org EndianMode enum is preferred over DEVICE_BIG/LITTLE_ENDIAN values because it is a QAPI type. Signed-off-by: Philippe Mathieu-Daudé --- hw/sd/sdhci-internal.h | 3 ++- include/hw/sd/sdhci.h | 3 ++- hw/ppc/e500.c | 2 +- hw/sd/sdhci-pci.c | 2 +- hw/sd/sdhci.c | 7 ++++++- 5 files changed, 12 insertions(+), 5 deletions(-) diff --git a/hw/sd/sdhci-internal.h b/hw/sd/sdhci-internal.h index 9072b06bdde..c459279f3f3 100644 --- a/hw/sd/sdhci-internal.h +++ b/hw/sd/sdhci-internal.h @@ -24,6 +24,7 @@ #ifndef SDHCI_INTERNAL_H #define SDHCI_INTERNAL_H +#include "hw/qdev-properties-system.h" #include "hw/registerfields.h" /* R/W SDMA System Address register 0x0 */ @@ -308,7 +309,7 @@ extern const VMStateDescription sdhci_vmstate; #define SDHC_CAPAB_REG_DEFAULT 0x057834b4 #define DEFINE_SDHCI_COMMON_PROPERTIES(_state) \ - DEFINE_PROP_UINT8("endianness", _state, endianness, DEVICE_LITTLE_ENDIAN), \ + DEFINE_PROP_ENDIAN("endianness", _state, endianness, ENDIAN_MODE_LITTLE), \ DEFINE_PROP_UINT8("sd-spec-version", _state, sd_spec_version, 2), \ DEFINE_PROP_UINT8("uhs", _state, uhs_mode, UHS_NOT_SUPPORTED), \ \ diff --git a/include/hw/sd/sdhci.h b/include/hw/sd/sdhci.h index 60a0442c805..a91cda16cbe 100644 --- a/include/hw/sd/sdhci.h +++ b/include/hw/sd/sdhci.h @@ -25,6 +25,7 @@ #ifndef SDHCI_H #define SDHCI_H +#include "qapi/qapi-types-common.h" #include "hw/pci/pci_device.h" #include "hw/sysbus.h" #include "hw/sd/sd.h" @@ -95,7 +96,7 @@ struct SDHCIState { /* Configurable properties */ bool pending_insert_quirk; /* Quirk for Raspberry Pi card insert int */ - uint8_t endianness; + EndianMode endianness; uint8_t sd_spec_version; uint8_t uhs_mode; /* diff --git a/hw/ppc/e500.c b/hw/ppc/e500.c index fe8b9f79621..e85e000f054 100644 --- a/hw/ppc/e500.c +++ b/hw/ppc/e500.c @@ -1042,7 +1042,7 @@ void ppce500_init(MachineState *machine) */ dev = qdev_new(TYPE_SYSBUS_SDHCI); qdev_prop_set_uint8(dev, "sd-spec-version", 2); - qdev_prop_set_uint8(dev, "endianness", DEVICE_BIG_ENDIAN); + qdev_prop_set_enum(dev, "endianness", ENDIAN_MODE_BIG); s = SYS_BUS_DEVICE(dev); sysbus_realize_and_unref(s, &error_fatal); sysbus_connect_irq(s, 0, qdev_get_gpio_in(mpicdev, MPC85XX_ESDHC_IRQ)); diff --git a/hw/sd/sdhci-pci.c b/hw/sd/sdhci-pci.c index 5f82178a76f..49c4f0478b4 100644 --- a/hw/sd/sdhci-pci.c +++ b/hw/sd/sdhci-pci.c @@ -32,7 +32,7 @@ static void sdhci_pci_realize(PCIDevice *dev, Error **errp) SDHCIState *s = PCI_SDHCI(dev); sdhci_initfn(s); - qdev_prop_set_uint8(DEVICE(dev), "endianness", DEVICE_LITTLE_ENDIAN); + qdev_prop_set_enum(DEVICE(dev), "endianness", ENDIAN_MODE_LITTLE); sdhci_common_realize(s, errp); if (*errp) { return; diff --git a/hw/sd/sdhci.c b/hw/sd/sdhci.c index 23af3958a1d..f2bb612c665 100644 --- a/hw/sd/sdhci.c +++ b/hw/sd/sdhci.c @@ -1437,7 +1437,12 @@ void sdhci_common_realize(SDHCIState *s, Error **errp) const char *class_name = object_get_typename(OBJECT(s)); unsigned ops_index; - ops_index = s->endianness == DEVICE_BIG_ENDIAN ? 1 : 0; + if (s->endianness == ENDIAN_MODE_UNSPECIFIED) { + error_setg(errp, "%s property 'endianness'" + " must be set to 'big' or 'little'", class_name); + return; + } + ops_index = s->endianness == ENDIAN_MODE_BIG ? 1 : 0; s->io_ops = sc->io_ops ?: &sdhci_mmio_ops[ops_index]; if (s->io_ops->endianness != sdhci_mmio_ops[ops_index].endianness) {